| /linux-5.10/drivers/staging/media/atomisp/pci/runtime/pipeline/interface/ |
| D | ia_css_pipeline.h | 25 /* Pipeline stage to be executed on SP/ISP */
42 /* Pipeline of n stages to be executed on SP/ISP per stage */
71 /* Stage descriptor used to create a new stage in the pipeline */
83 /* @brief initialize the pipeline module
87 * Initializes the pipeline module. This API has to be called
88 * before any operation on the pipeline module is done
92 /* @brief initialize the pipeline structure with default values
94 * @param[out] pipeline structure to be initialized with defaults
96 * @param[in] pipe_num Number that uniquely identifies a pipeline.
99 * Initializes the pipeline structure with a set of default values.
[all …]
|
| /linux-5.10/drivers/staging/media/atomisp/pci/runtime/pipeline/src/ |
| D | pipeline.c | 44 struct ia_css_pipeline *pipeline,
53 static void ia_css_pipeline_set_zoom_stage(struct ia_css_pipeline *pipeline);
66 struct ia_css_pipeline *pipeline, in ia_css_pipeline_create() argument
71 assert(pipeline); in ia_css_pipeline_create()
72 IA_CSS_ENTER_PRIVATE("pipeline = %p, pipe_id = %d, pipe_num = %d, dvs_frame_delay = %d", in ia_css_pipeline_create()
73 pipeline, pipe_id, pipe_num, dvs_frame_delay); in ia_css_pipeline_create()
74 if (!pipeline) { in ia_css_pipeline_create()
79 pipeline_init_defaults(pipeline, pipe_id, pipe_num, dvs_frame_delay); in ia_css_pipeline_create()
102 /* @brief destroy a pipeline
104 * @param[in] pipeline
[all …]
|
| /linux-5.10/drivers/gpu/drm/xen/ |
| D | xen_drm_front_kms.c | 91 static void send_pending_event(struct xen_drm_front_drm_pipeline *pipeline) in send_pending_event() argument
93 struct drm_crtc *crtc = &pipeline->pipe.crtc; in send_pending_event()
98 if (pipeline->pending_event) in send_pending_event()
99 drm_crtc_send_vblank_event(crtc, pipeline->pending_event); in send_pending_event()
100 pipeline->pending_event = NULL; in send_pending_event()
108 struct xen_drm_front_drm_pipeline *pipeline = in display_enable() local
117 ret = xen_drm_front_mode_set(pipeline, crtc->x, crtc->y, in display_enable()
124 pipeline->conn_connected = false; in display_enable()
132 struct xen_drm_front_drm_pipeline *pipeline = in display_disable() local
137 ret = xen_drm_front_mode_set(pipeline, 0, 0, 0, 0, 0, in display_disable()
[all …]
|
| D | xen_drm_front_conn.c | 49 struct xen_drm_front_drm_pipeline *pipeline = in connector_detect() local
53 pipeline->conn_connected = false; in connector_detect()
55 return pipeline->conn_connected ? connector_status_connected : in connector_detect()
63 struct xen_drm_front_drm_pipeline *pipeline = in connector_get_modes() local
74 videomode.hactive = pipeline->width; in connector_get_modes()
75 videomode.vactive = pipeline->height; in connector_get_modes()
104 struct xen_drm_front_drm_pipeline *pipeline = in xen_drm_front_conn_init() local
109 pipeline->conn_connected = true; in xen_drm_front_conn_init()
|
| /linux-5.10/drivers/isdn/mISDN/ |
| D | dsp_pipeline.c | 149 printk(KERN_DEBUG "%s: dsp pipeline module initialized\n", __func__); in dsp_pipeline_module_init()
173 printk(KERN_DEBUG "%s: dsp pipeline module exited\n", __func__); in dsp_pipeline_module_exit()
177 int dsp_pipeline_init(struct dsp_pipeline *pipeline) in dsp_pipeline_init() argument
179 if (!pipeline) in dsp_pipeline_init()
182 INIT_LIST_HEAD(&pipeline->list); in dsp_pipeline_init()
185 printk(KERN_DEBUG "%s: dsp pipeline ready\n", __func__); in dsp_pipeline_init()
191 static inline void _dsp_pipeline_destroy(struct dsp_pipeline *pipeline) in _dsp_pipeline_destroy() argument
195 list_for_each_entry_safe(entry, n, &pipeline->list, list) { in _dsp_pipeline_destroy()
198 dsp_hwec_disable(container_of(pipeline, struct dsp, in _dsp_pipeline_destroy()
199 pipeline)); in _dsp_pipeline_destroy()
[all …]
|
| /linux-5.10/Documentation/gpu/ |
| D | komeda-kms.rst | 15 architecture. A display pipeline is made up of multiple individual and
16 functional pipeline stages called components, and every component has some
17 specific capabilities that can give the flowed pipeline pixel data a
24 Layer is the first pipeline stage, which prepares the pixel data for the next
58 Final stage of display pipeline, Timing controller is not for the pixel
76 Possible D71 Pipeline usage
94 Single pipeline data flow
98 :alt: Single pipeline digraph
99 :caption: Single pipeline data flow
140 Dual pipeline with Slave enabled
[all …]
|
| /linux-5.10/drivers/media/platform/vsp1/ |
| D | vsp1_pipe.h | 3 * vsp1_pipe.h -- R-Car VSP1 Pipeline
84 * struct vsp1_pipeline - A VSP1 hardware pipeline
85 * @pipe: the media pipeline
86 * @irqlock: protects the pipeline state
90 * @lock: protects the pipeline use count and stream count
91 * @kref: pipeline reference count
96 * @inputs: array of RPFs in the pipeline (indexed by RPF index)
97 * @output: WPF at the output of the pipeline
104 * @entities: list of entities in the pipeline
107 * @interlaced: True when the pipeline is configured in interlaced mode
[all …]
|
| D | vsp1_drm.c | 56 * Pipeline Configuration
60 * Insert the UIF in the pipeline between the prev and next entities. If no UIF
264 * The BRx might be acquired by the other pipeline in in vsp1_du_pipeline_setup_brx()
266 * of entities for this pipeline. The other pipeline's in vsp1_du_pipeline_setup_brx()
270 * However, if the other pipeline doesn't acquire our in vsp1_du_pipeline_setup_brx()
273 * the pipeline. To solve this, store the released BRx in vsp1_du_pipeline_setup_brx()
275 * if it isn't acquired by the other pipeline. in vsp1_du_pipeline_setup_brx()
286 * If the BRx we need is in use, force the owner pipeline to in vsp1_du_pipeline_setup_brx()
306 "DRM pipeline %u reconfiguration timeout\n", in vsp1_du_pipeline_setup_brx()
312 * by the other pipeline, add it back to the entities list (with in vsp1_du_pipeline_setup_brx()
[all …]
|
| /linux-5.10/drivers/net/wireless/ti/wl18xx/ |
| D | debugfs.c | 143 WL18XX_DEBUGFS_FWSTATS_FILE(pipeline, hs_tx_stat_fifo_int, "%u");
144 WL18XX_DEBUGFS_FWSTATS_FILE(pipeline, enc_tx_stat_fifo_int, "%u");
145 WL18XX_DEBUGFS_FWSTATS_FILE(pipeline, enc_rx_stat_fifo_int, "%u");
146 WL18XX_DEBUGFS_FWSTATS_FILE(pipeline, rx_complete_stat_fifo_int, "%u");
147 WL18XX_DEBUGFS_FWSTATS_FILE(pipeline, pre_proc_swi, "%u");
148 WL18XX_DEBUGFS_FWSTATS_FILE(pipeline, post_proc_swi, "%u");
149 WL18XX_DEBUGFS_FWSTATS_FILE(pipeline, sec_frag_swi, "%u");
150 WL18XX_DEBUGFS_FWSTATS_FILE(pipeline, pre_to_defrag_swi, "%u");
151 WL18XX_DEBUGFS_FWSTATS_FILE(pipeline, defrag_to_rx_xfer_swi, "%u");
152 WL18XX_DEBUGFS_FWSTATS_FILE(pipeline, dec_packet_in, "%u");
[all …]
|
| /linux-5.10/drivers/media/test-drivers/vimc/ |
| D | vimc-streamer.c | 42 * @stream: the pointer to the stream structure with the pipeline to be
45 * Calls s_stream to disable the stream in each entity of the pipeline
73 * construct the pipeline used later on the streamer thread.
75 * the pipeline.
107 /* Check if the end of the pipeline was reached */ in vimc_streamer_pipeline_init()
120 /* Get the next device in the pipeline */ in vimc_streamer_pipeline_init()
137 * vimc_streamer_thread - Process frames through the pipeline
142 * the next one of the pipeline at a fixed framerate.
176 * vimc_streamer_s_stream - Start/stop the streaming on the media pipeline
184 * pipeline, creates and runs a kthread to consume buffers through the pipeline.
[all …]
|
| /linux-5.10/drivers/gpu/drm/msm/disp/mdp5/ |
| D | mdp5_crtc.c | 91 struct mdp5_pipeline *pipeline = &mdp5_cstate->pipeline; in crtc_flush() local
98 return mdp5_ctl_commit(ctl, pipeline, flush_mask, start); in crtc_flush()
123 mixer = mdp5_cstate->pipeline.mixer; in crtc_flush_all()
126 r_mixer = mdp5_cstate->pipeline.r_mixer; in crtc_flush_all()
137 struct mdp5_pipeline *pipeline = &mdp5_cstate->pipeline; in complete_flip() local
155 mdp5_ctl_blend(ctl, pipeline, NULL, NULL, 0, 0); in complete_flip()
214 struct mdp5_pipeline *pipeline = &mdp5_cstate->pipeline; in blend_setup() local
219 struct mdp5_hw_mixer *mixer = pipeline->mixer; in blend_setup()
221 struct mdp5_hw_mixer *r_mixer = pipeline->r_mixer; in blend_setup()
353 mdp5_ctl_blend(ctl, pipeline, stage, r_stage, plane_cnt, in blend_setup()
[all …]
|
| D | mdp5_ctl.c | 135 static void set_ctl_op(struct mdp5_ctl *ctl, struct mdp5_pipeline *pipeline) in set_ctl_op() argument
138 struct mdp5_interface *intf = pipeline->intf; in set_ctl_op()
159 if (pipeline->r_mixer) in set_ctl_op()
168 int mdp5_ctl_set_pipeline(struct mdp5_ctl *ctl, struct mdp5_pipeline *pipeline) in mdp5_ctl_set_pipeline() argument
171 struct mdp5_interface *intf = pipeline->intf; in mdp5_ctl_set_pipeline()
177 set_ctl_op(ctl, pipeline); in mdp5_ctl_set_pipeline()
183 struct mdp5_pipeline *pipeline) in start_signal_needed() argument
185 struct mdp5_interface *intf = pipeline->intf; in start_signal_needed()
203 * For a given control operation (display pipeline), a START signal needs to be
225 struct mdp5_pipeline *pipeline, in mdp5_ctl_set_encoder_state() argument
[all …]
|
| D | mdp5_cmd_encoder.c | 118 struct mdp5_pipeline *pipeline = mdp5_crtc_get_pipeline(encoder->crtc); in mdp5_cmd_encoder_disable() local
125 mdp5_ctl_set_encoder_state(ctl, pipeline, false); in mdp5_cmd_encoder_disable()
126 mdp5_ctl_commit(ctl, pipeline, mdp_ctl_flush_mask_encoder(intf), true); in mdp5_cmd_encoder_disable()
136 struct mdp5_pipeline *pipeline = mdp5_crtc_get_pipeline(encoder->crtc); in mdp5_cmd_encoder_enable() local
144 mdp5_ctl_commit(ctl, pipeline, mdp_ctl_flush_mask_encoder(intf), true); in mdp5_cmd_encoder_enable()
146 mdp5_ctl_set_encoder_state(ctl, pipeline, true); in mdp5_cmd_encoder_enable()
|
| /linux-5.10/drivers/media/platform/xilinx/ |
| D | xilinx-dma.c | 83 * Pipeline Stream Management
87 * xvip_pipeline_start_stop - Start ot stop streaming on a pipeline
88 * @pipe: The pipeline
89 * @start: Start (when true) or stop (when false) the pipeline
91 * Walk the entities chain starting at the pipeline output video node and start
127 * xvip_pipeline_set_stream - Enable/disable streaming on a pipeline
128 * @pipe: The pipeline
131 * The pipeline is shared between all DMA engines connect at its input and
134 * all entities in the pipeline. For this reason the pipeline uses a streaming
139 * the pipeline streaming count. If the streaming count reaches the number of
[all …]
|
| D | xilinx-dma.h | 29 * struct xvip_pipeline - Xilinx Video IP pipeline structure
30 * @pipe: media pipeline
31 * @lock: protects the pipeline @stream_count
32 * @use_count: number of DMA engines using the pipeline
34 * @num_dmas: number of DMA engines in the pipeline
35 * @output: DMA engine at the output of the pipeline
59 * @pipe: pipeline belonging to the DMA channel
|
| /linux-5.10/Documentation/devicetree/bindings/display/ |
| D | arm,komeda.txt | 18 Required properties for sub-node: pipeline@nq
19 Each device contains one or two pipeline sub-nodes (at least one), each
20 pipeline node should provide properties:
21 - reg: Zero-indexed identifier for the pipeline
27 - port: each pipeline connect to an encoder input port. The connection is
53 dp0_pipe0: pipeline@0 {
65 dp0_pipe1: pipeline@1 {
|
| D | simple-framebuffer.yaml | 95 allwinner,pipeline:
96 description: Pipeline used by the framebuffer on Allwinner SoCs
111 amlogic,pipeline:
112 description: Pipeline used by the framebuffer on Amlogic SoCs
138 - allwinner,pipeline
148 - amlogic,pipeline
166 allwinner,pipeline = "de_be0-lcd0";
|
| /linux-5.10/drivers/gpu/drm/arm/display/komeda/ |
| D | komeda_pipeline.h | 21 /* pipeline component IDs */
76 * component into the display pipeline.
82 /** @pipeline: the komeda pipeline this component belongs to */
83 struct komeda_pipeline *pipeline; member
119 * pipeline.
385 * Represent a complete display pipeline and hold all functional components.
388 /** @obj: link pipeline as private obj of drm_atomic_state */
394 /** @id: pipeline id */
396 /** @avail_comps: available components mask of pipeline */
401 * When disable the pipeline, some components can not be disabled
[all …]
|
| D | komeda_pipeline.c | 12 /** komeda_pipeline_add - Add a pipeline to &komeda_dev */
26 DRM_ERROR("Request pipeline size too small.\n"); in komeda_pipeline_add()
115 DRM_ERROR("Unknown pipeline resource ID: %d.\n", id); in komeda_pipeline_get_component_pos()
154 return komeda_pipeline_get_first_component(c->pipeline, avail_inputs); in komeda_component_pickup_input()
203 c->pipeline = pipe; in komeda_component_add()
250 DRM_INFO("Pipeline-%d: n_layers: %d, n_scalers: %d, output: %s.\n", in komeda_pipeline_dump()
269 struct komeda_pipeline *pipe = c->pipeline; in komeda_component_verify_inputs()
334 return slave ? slave->pipeline : NULL; in komeda_pipeline_get_slave()
358 seq_printf(sf, "\n======== Pipeline-%d ==========\n", pipe->id); in komeda_pipeline_dump_register()
|
| /linux-5.10/Documentation/userspace-api/media/v4l/ |
| D | dev-subdev.rst | 95 responsible for configuring every block in the video pipeline according
96 to the requested format at the pipeline input and/or output.
99 image sizes at the output of a pipeline can be achieved using different
101 :ref:`pipeline-scaling`, where image scaling can be performed on both
107 .. kernel-figure:: pipeline.dot
108 :alt: pipeline.dot
113 High quality and high speed pipeline configuration
119 Depending on the use case (quality vs. speed), the pipeline must be
121 every point in the pipeline explicitly.
131 whole pipeline and making sure that connected pads have compatible
[all …]
|
| /linux-5.10/include/drm/ |
| D | drm_simple_kms_helper.h | 17 * display pipeline
58 * This function should be used to enable the pipeline.
68 * This function should be used to disable the pipeline.
79 * The simple display pipeline helpers already check that the plane is
155 * struct drm_simple_display_pipe - simple display pipeline
160 * @funcs: Pipeline control functions (optional)
162 * Simple display pipeline with plane, crtc and encoder collapsed into one
|
| /linux-5.10/sound/soc/sof/ |
| D | sof-audio.c | 152 const struct sof_ipc_pipe_new *pipeline = in snd_sof_pipeline_find() local
154 if (pipeline->pipeline_id == pipeline_id) in snd_sof_pipeline_find()
155 return pipeline; in snd_sof_pipeline_find()
166 struct sof_ipc_pipe_new *pipeline; in sof_restore_pipelines() local
173 /* restore pipeline components */ in sof_restore_pipelines()
216 * Therefore upon resume, create the pipeline comp in sof_restore_pipelines()
217 * and power up the core that the pipeline is in sof_restore_pipelines()
220 pipeline = swidget->private; in sof_restore_pipelines()
221 ret = sof_load_pipeline_ipc(dev, pipeline, &r); in sof_restore_pipelines()
239 /* restore pipeline connections */ in sof_restore_pipelines()
[all …]
|
| /linux-5.10/include/media/ |
| D | v4l2-mc.h | 51 * start a pipeline between the media source and the media
67 * active media pipeline between the media source and the
137 * v4l2_pipeline_pm_get - Increase the use count of a pipeline
138 * @entity: The root entity of a pipeline
140 * Update the use count of all entities in the pipeline and power entities on.
151 * v4l2_pipeline_pm_put - Decrease the use count of a pipeline
152 * @entity: The root entity of a pipeline
154 * Update the use count of all entities in the pipeline and power entities off.
|
| /linux-5.10/drivers/media/platform/omap3isp/ |
| D | ispvideo.h | 72 /* The pipeline is currently streaming. */
77 * struct isp_pipeline - An ISP hardware pipeline
78 * @field: The field being processed by the pipeline
80 * @ent_enum: Entities in the pipeline
84 spinlock_t lock; /* Pipeline state and queue flags */
165 /* Pipeline state */
167 struct mutex stream_lock; /* pipeline and stream states */
|
| /linux-5.10/drivers/staging/media/omap4iss/ |
| D | iss_video.h | 68 /* The pipeline is currently streaming. */
73 * struct iss_pipeline - An OMAP4 ISS hardware pipeline
74 * @ent_enum: Entities in the pipeline
79 spinlock_t lock; /* Pipeline state and queue flags */
157 /* Pipeline state */
159 struct mutex stream_lock; /* pipeline and stream states */
|