/linux-5.10/drivers/pinctrl/renesas/ |
D | Makefile | 4 obj-$(CONFIG_PINCTRL_PFC_EMEV2) += pfc-emev2.o 5 obj-$(CONFIG_PINCTRL_PFC_R8A73A4) += pfc-r8a73a4.o 6 obj-$(CONFIG_PINCTRL_PFC_R8A7740) += pfc-r8a7740.o 7 obj-$(CONFIG_PINCTRL_PFC_R8A7742) += pfc-r8a7790.o 8 obj-$(CONFIG_PINCTRL_PFC_R8A7743) += pfc-r8a7791.o 9 obj-$(CONFIG_PINCTRL_PFC_R8A7744) += pfc-r8a7791.o 10 obj-$(CONFIG_PINCTRL_PFC_R8A7745) += pfc-r8a7794.o 11 obj-$(CONFIG_PINCTRL_PFC_R8A77470) += pfc-r8a77470.o 12 obj-$(CONFIG_PINCTRL_PFC_R8A774A1) += pfc-r8a7796.o 13 obj-$(CONFIG_PINCTRL_PFC_R8A774B1) += pfc-r8a77965.o [all …]
|
D | core.c | 11 #define DRV_NAME "sh-pfc" 30 static int sh_pfc_map_resources(struct sh_pfc *pfc, in sh_pfc_map_resources() argument 54 windows = devm_kcalloc(pfc->dev, num_windows, sizeof(*windows), in sh_pfc_map_resources() 59 pfc->num_windows = num_windows; in sh_pfc_map_resources() 60 pfc->windows = windows; in sh_pfc_map_resources() 63 irqs = devm_kcalloc(pfc->dev, num_irqs, sizeof(*irqs), in sh_pfc_map_resources() 68 pfc->num_irqs = num_irqs; in sh_pfc_map_resources() 69 pfc->irqs = irqs; in sh_pfc_map_resources() 77 windows->virt = devm_ioremap_resource(pfc->dev, res); in sh_pfc_map_resources() 88 static void __iomem *sh_pfc_phys_to_virt(struct sh_pfc *pfc, u32 reg) in sh_pfc_phys_to_virt() argument [all …]
|
D | pinctrl.c | 8 #define DRV_NAME "sh-pfc" 38 struct sh_pfc *pfc; member 52 return pmx->pfc->info->nr_groups; in sh_pfc_get_groups_count() 60 return pmx->pfc->info->groups[selector].name; in sh_pfc_get_group_name() 68 *pins = pmx->pfc->info->groups[selector].pins; in sh_pfc_get_group_pins() 69 *num_pins = pmx->pfc->info->groups[selector].nr_pins; in sh_pfc_get_group_pins() 108 struct device *dev = pmx->pfc->dev; in sh_pfc_dt_subnode_to_map() 263 struct device *dev = pmx->pfc->dev; in sh_pfc_dt_node_to_map() 318 return pmx->pfc->info->nr_functions; in sh_pfc_get_functions_count() 326 return pmx->pfc->info->functions[selector].name; in sh_pfc_get_function_name() [all …]
|
D | gpio.c | 30 struct sh_pfc *pfc; member 41 return chip->pfc; in gpio_to_pfc() 48 int idx = sh_pfc_get_pin_index(chip->pfc, offset); in gpio_get_data_reg() 75 struct sh_pfc *pfc = chip->pfc; in gpio_setup_data_reg() local 77 const struct sh_pfc_pin *pin = &pfc->info->pins[idx]; in gpio_setup_data_reg() 82 for (i = 0, dreg = pfc->info->data_regs; dreg->reg_width; ++i, ++dreg) { in gpio_setup_data_reg() 97 struct sh_pfc *pfc = chip->pfc; in gpio_setup_data_regs() local 104 for (i = 0; pfc->info->data_regs[i].reg_width; ++i) in gpio_setup_data_regs() 107 chip->regs = devm_kcalloc(pfc->dev, i, sizeof(*chip->regs), in gpio_setup_data_regs() 112 for (i = 0, dreg = pfc->info->data_regs; dreg->reg_width; ++i, ++dreg) { in gpio_setup_data_regs() [all …]
|
D | core.h | 19 int sh_pfc_register_gpiochip(struct sh_pfc *pfc); 21 int sh_pfc_register_pinctrl(struct sh_pfc *pfc); 26 u32 sh_pfc_read(struct sh_pfc *pfc, u32 reg); 27 void sh_pfc_write(struct sh_pfc *pfc, u32 reg, u32 data); 29 int sh_pfc_get_pin_index(struct sh_pfc *pfc, unsigned int pin); 30 int sh_pfc_config_mux(struct sh_pfc *pfc, unsigned mark, int pinmux_type); 33 sh_pfc_pin_to_bias_reg(const struct sh_pfc *pfc, unsigned int pin,
|
/linux-5.10/Documentation/devicetree/bindings/pinctrl/ |
D | renesas,pfc.yaml | 4 $id: http://devicetree.org/schemas/pinctrl/renesas,pfc.yaml# 13 The Pin Function Controller (PFC) is a Pin Mux/Config controller. 19 - renesas,pfc-emev2 # EMMA Mobile EV2 20 - renesas,pfc-r8a73a4 # R-Mobile APE6 21 - renesas,pfc-r8a7740 # R-Mobile A1 22 - renesas,pfc-r8a7742 # RZ/G1H 23 - renesas,pfc-r8a7743 # RZ/G1M 24 - renesas,pfc-r8a7744 # RZ/G1N 25 - renesas,pfc-r8a7745 # RZ/G1E 26 - renesas,pfc-r8a77470 # RZ/G1C [all …]
|
/linux-5.10/drivers/net/ethernet/freescale/dpaa2/ |
D | dpaa2-eth-dcb.c | 7 struct ieee_pfc *pfc) in dpaa2_eth_dcbnl_ieee_getpfc() argument 14 memcpy(pfc, &priv->pfc, sizeof(priv->pfc)); in dpaa2_eth_dcbnl_ieee_getpfc() 15 pfc->pfc_cap = dpaa2_eth_tc_count(priv); in dpaa2_eth_dcbnl_ieee_getpfc() 42 * disables generation of PFC frames for them in dpaa2_eth_set_pfc_cn() 62 struct ieee_pfc *pfc) in dpaa2_eth_dcbnl_ieee_setpfc() argument 69 if (pfc->mbc || pfc->delay) in dpaa2_eth_dcbnl_ieee_setpfc() 72 /* If same PFC enabled mask, nothing to do */ in dpaa2_eth_dcbnl_ieee_setpfc() 73 if (priv->pfc.pfc_en == pfc->pfc_en) in dpaa2_eth_dcbnl_ieee_setpfc() 76 /* We allow PFC configuration even if it won't have any effect until in dpaa2_eth_dcbnl_ieee_setpfc() 81 netdev_warn(net_dev, "Pause support must be enabled in order for PFC to work!\n"); in dpaa2_eth_dcbnl_ieee_setpfc() [all …]
|
/linux-5.10/drivers/net/ethernet/amd/xgbe/ |
D | xgbe-dcb.c | 211 struct ieee_pfc *pfc) in xgbe_dcb_ieee_getpfc() argument 215 /* Set number of supported PFC traffic classes */ in xgbe_dcb_ieee_getpfc() 216 pfc->pfc_cap = pdata->hw_feat.tc_cnt; in xgbe_dcb_ieee_getpfc() 218 if (pdata->pfc) { in xgbe_dcb_ieee_getpfc() 219 pfc->pfc_en = pdata->pfc->pfc_en; in xgbe_dcb_ieee_getpfc() 220 pfc->mbc = pdata->pfc->mbc; in xgbe_dcb_ieee_getpfc() 221 pfc->delay = pdata->pfc->delay; in xgbe_dcb_ieee_getpfc() 228 struct ieee_pfc *pfc) in xgbe_dcb_ieee_setpfc() argument 234 pfc->pfc_cap, pfc->pfc_en, pfc->mbc, pfc->delay); in xgbe_dcb_ieee_setpfc() 236 /* Check PFC for supported number of traffic classes */ in xgbe_dcb_ieee_setpfc() [all …]
|
/linux-5.10/arch/arm/boot/dts/ |
D | r8a7740-armadillo800eva.dts | 49 gpio = <&pfc 75 GPIO_ACTIVE_HIGH>; 61 enable-gpio = <&pfc 74 GPIO_ACTIVE_HIGH>; 62 gpios = <&pfc 17 GPIO_ACTIVE_HIGH>; 81 gpios = <&pfc 99 GPIO_ACTIVE_LOW>; 88 gpios = <&pfc 100 GPIO_ACTIVE_LOW>; 94 gpios = <&pfc 97 GPIO_ACTIVE_LOW>; 100 gpios = <&pfc 98 GPIO_ACTIVE_LOW>; 109 gpios = <&pfc 102 GPIO_ACTIVE_HIGH>; 113 gpios = <&pfc 111 GPIO_ACTIVE_HIGH>; 117 gpios = <&pfc 110 GPIO_ACTIVE_HIGH>; [all …]
|
D | r8a73a4-ape6evm.dts | 51 gpio = <&pfc 76 GPIO_ACTIVE_HIGH>; 75 gpios = <&pfc 28 GPIO_ACTIVE_HIGH>; 79 gpios = <&pfc 126 GPIO_ACTIVE_HIGH>; 83 gpios = <&pfc 132 GPIO_ACTIVE_HIGH>; 87 gpios = <&pfc 232 GPIO_ACTIVE_HIGH>; 91 gpios = <&pfc 250 GPIO_ACTIVE_HIGH>; 95 gpios = <&pfc 288 GPIO_ACTIVE_HIGH>; 107 gpios = <&pfc 324 GPIO_ACTIVE_LOW>; 114 gpios = <&pfc 325 GPIO_ACTIVE_LOW>; 120 gpios = <&pfc 326 GPIO_ACTIVE_LOW>; [all …]
|
/linux-5.10/drivers/net/ethernet/intel/fm10k/ |
D | fm10k_dcbnl.c | 73 * fm10k_dcbnl_ieee_getpfc - get the PFC configuration for the device 75 * @pfc: PFC structure to push configuration to 77 static int fm10k_dcbnl_ieee_getpfc(struct net_device *dev, struct ieee_pfc *pfc) in fm10k_dcbnl_ieee_getpfc() argument 82 pfc->pfc_cap = IEEE_8021QAZ_MAX_TCS; in fm10k_dcbnl_ieee_getpfc() 83 pfc->pfc_en = interface->pfc_en; in fm10k_dcbnl_ieee_getpfc() 89 * fm10k_dcbnl_ieee_setpfc - set the PFC configuration for the device 91 * @pfc: PFC structure to pull configuration from 93 static int fm10k_dcbnl_ieee_setpfc(struct net_device *dev, struct ieee_pfc *pfc) in fm10k_dcbnl_ieee_setpfc() argument 97 /* record PFC configuration to interface */ in fm10k_dcbnl_ieee_setpfc() 98 interface->pfc_en = pfc->pfc_en; in fm10k_dcbnl_ieee_setpfc()
|
/linux-5.10/drivers/net/ethernet/intel/i40e/ |
D | i40e_dcb_nl.c | 9 * i40e_get_pfc_delay - retrieve PFC Link Delay 11 * @delay: holds the PFC Link delay value 13 * Returns PFC Link Delay from the PRTDCB_GENC.PFCLDA 64 * i40e_dcbnl_ieee_getpfc - retrieve local IEEE PFC configuration 66 * @pfc: structure to hold the PFC information 68 * Returns local IEEE PFC configuration 71 struct ieee_pfc *pfc) in i40e_dcbnl_ieee_getpfc() argument 82 pfc->pfc_cap = dcbxcfg->pfc.pfccap; in i40e_dcbnl_ieee_getpfc() 83 pfc->pfc_en = dcbxcfg->pfc.pfcenable; in i40e_dcbnl_ieee_getpfc() 84 pfc->mbc = dcbxcfg->pfc.mbc; in i40e_dcbnl_ieee_getpfc() [all …]
|
D | i40e_dcb.c | 157 * @tlv: IEEE 802.1Qaz PFC CFG TLV 158 * @dcbcfg: Local store to update PFC CFG data 160 * Parses IEEE 802.1Qaz PFC CFG TLV 168 * |will-|MBC | Re- | PFC | PFC Enable | in i40e_parse_ieee_pfccfg_tlv() 173 dcbcfg->pfc.willing = (u8)((buf[0] & I40E_IEEE_PFC_WILLING_MASK) >> in i40e_parse_ieee_pfccfg_tlv() 175 dcbcfg->pfc.mbc = (u8)((buf[0] & I40E_IEEE_PFC_MBC_MASK) >> in i40e_parse_ieee_pfccfg_tlv() 177 dcbcfg->pfc.pfccap = (u8)((buf[0] & I40E_IEEE_PFC_CAP_MASK) >> in i40e_parse_ieee_pfccfg_tlv() 179 dcbcfg->pfc.pfcenable = buf[1]; in i40e_parse_ieee_pfccfg_tlv() 326 * @tlv: CEE DCBX PFC CFG TLV 327 * @dcbcfg: Local store to update PFC CFG data [all …]
|
/linux-5.10/drivers/net/ethernet/intel/ice/ |
D | ice_dcb_nl.c | 204 * ice_get_pfc_delay - Retrieve PFC Link Delay 206 * @delay: holds the PFC Link Delay value 217 * ice_dcbnl_getpfc - retrieve local IEEE PFC config 219 * @pfc: struct to hold PFC info 221 static int ice_dcbnl_getpfc(struct net_device *netdev, struct ieee_pfc *pfc) in ice_dcbnl_getpfc() argument 229 pfc->pfc_cap = dcbxcfg->pfc.pfccap; in ice_dcbnl_getpfc() 230 pfc->pfc_en = dcbxcfg->pfc.pfcena; in ice_dcbnl_getpfc() 231 pfc->mbc = dcbxcfg->pfc.mbc; in ice_dcbnl_getpfc() 232 ice_get_pfc_delay(&pf->hw, &pfc->delay); in ice_dcbnl_getpfc() 235 pfc->requests[i] = pf->stats.priority_xoff_tx[i]; in ice_dcbnl_getpfc() [all …]
|
D | ice_dcb.c | 252 * @tlv: IEEE 802.1Qaz PFC CFG TLV 253 * @dcbcfg: Local store to update PFC CFG data 255 * Parses IEEE 802.1Qaz PFC CFG TLV 264 * |will-|MBC | Re- | PFC | PFC Enable | in ice_parse_ieee_pfccfg_tlv() 269 dcbcfg->pfc.willing = ((buf[0] & ICE_IEEE_PFC_WILLING_M) >> in ice_parse_ieee_pfccfg_tlv() 271 dcbcfg->pfc.mbc = ((buf[0] & ICE_IEEE_PFC_MBC_M) >> ICE_IEEE_PFC_MBC_S); in ice_parse_ieee_pfccfg_tlv() 272 dcbcfg->pfc.pfccap = ((buf[0] & ICE_IEEE_PFC_CAP_M) >> in ice_parse_ieee_pfccfg_tlv() 274 dcbcfg->pfc.pfcena = buf[1]; in ice_parse_ieee_pfccfg_tlv() 429 * @tlv: CEE DCBX PFC CFG TLV 430 * @dcbcfg: Local store to update PFC CFG data [all …]
|
/linux-5.10/drivers/net/ethernet/qlogic/qed/ |
D | qed_dcbx.c | 522 u32 pfc, struct qed_dcbx_params *p_params) in qed_dcbx_get_pfc_data() argument 526 p_params->pfc.willing = QED_MFW_GET_FIELD(pfc, DCBX_PFC_WILLING); in qed_dcbx_get_pfc_data() 527 p_params->pfc.max_tc = QED_MFW_GET_FIELD(pfc, DCBX_PFC_CAPS); in qed_dcbx_get_pfc_data() 528 p_params->pfc.enabled = QED_MFW_GET_FIELD(pfc, DCBX_PFC_ENABLED); in qed_dcbx_get_pfc_data() 529 pfc_map = QED_MFW_GET_FIELD(pfc, DCBX_PFC_PRI_EN_BITMAP); in qed_dcbx_get_pfc_data() 530 p_params->pfc.prio[0] = !!(pfc_map & DCBX_PFC_PRI_EN_BITMAP_PRI_0); in qed_dcbx_get_pfc_data() 531 p_params->pfc.prio[1] = !!(pfc_map & DCBX_PFC_PRI_EN_BITMAP_PRI_1); in qed_dcbx_get_pfc_data() 532 p_params->pfc.prio[2] = !!(pfc_map & DCBX_PFC_PRI_EN_BITMAP_PRI_2); in qed_dcbx_get_pfc_data() 533 p_params->pfc.prio[3] = !!(pfc_map & DCBX_PFC_PRI_EN_BITMAP_PRI_3); in qed_dcbx_get_pfc_data() 534 p_params->pfc.prio[4] = !!(pfc_map & DCBX_PFC_PRI_EN_BITMAP_PRI_4); in qed_dcbx_get_pfc_data() [all …]
|
/linux-5.10/drivers/net/ethernet/mellanox/mlxsw/ |
D | spectrum_dcb.c | 494 struct ieee_pfc *my_pfc = mlxsw_sp_port->dcb.pfc; in mlxsw_sp_port_pfc_cnt_get() 511 struct ieee_pfc *pfc) in mlxsw_sp_dcbnl_ieee_getpfc() argument 519 netdev_err(dev, "Failed to get PFC count for priority %d\n", in mlxsw_sp_dcbnl_ieee_getpfc() 525 memcpy(pfc, mlxsw_sp_port->dcb.pfc, sizeof(*pfc)); in mlxsw_sp_dcbnl_ieee_getpfc() 531 struct ieee_pfc *pfc) in mlxsw_sp_port_pfc_set() argument 538 mlxsw_reg_pfcc_prio_pack(pfcc_pl, pfc->pfc_en); in mlxsw_sp_port_pfc_set() 545 struct ieee_pfc *pfc) in mlxsw_sp_dcbnl_ieee_setpfc() argument 554 if (pause_en && pfc->pfc_en) { in mlxsw_sp_dcbnl_ieee_setpfc() 562 if (pfc->pfc_en) in mlxsw_sp_dcbnl_ieee_setpfc() 563 hdroom.delay_bytes = DIV_ROUND_UP(pfc->delay, BITS_PER_BYTE); in mlxsw_sp_dcbnl_ieee_setpfc() [all …]
|
/linux-5.10/tools/testing/selftests/drivers/net/mlxsw/ |
D | qos_pfc.sh | 11 # to a small pool ("PFC pool"). The traffic is forwarded to $swp2, which is 12 # shaped, and thus the PFC pool eventually fills, therefore the headroom 19 # - eventually the PFC pool gets some traffic out, headroom therefore gets some 21 # gradually forwarded from the overflow pool, through the PFC pool, out of 24 # - if PFC works, all lossless flow packets that ingress through $swp1 should 44 # | | PFC:enabled=1 | | PFC:enabled=1 | 70 # iPOOL2+ePOOL6 are PFC pools. 153 # PFC pools. As per the writ, the size of egress PFC pool should be 208 # Need to enable PFC so that PAUSE takes effect. Therefore need to put 213 __mlnx_qos -i $swp3 --pfc=0,1,0,0,0,0,0,0 >/dev/null [all …]
|
D | qos_headroom.sh | 32 __mlnx_qos -i $swp | sed -n '/^PFC/,/^[^[:space:]]/p' | 38 __mlnx_qos -i $swp | sed -n '/^PFC/,/^[^[:space:]]/p' | 80 check_err $? "prio PFC is '$current', expected '$expect'" 192 log_test "Buffer size sans PFC" 196 __mlnx_qos -i $swp --pfc=0,0,0,0,0,1,1,1 --cable_len=0 > /dev/null 209 log_test "PFC: Cable length 0" 213 __mlnx_qos -i $swp --pfc=0,0,0,0,0,1,1,1 --cable_len=1000 > /dev/null 220 log_test "PFC: Cable length 1000" 224 __mlnx_qos -i $swp --pfc=0,0,0,0,0,0,0,0 --cable_len=0 > /dev/null 238 log_test "PFC: Restore defaults"
|
/linux-5.10/drivers/net/ethernet/hisilicon/hns3/hns3pf/ |
D | hclge_dcb.c | 281 static int hclge_ieee_getpfc(struct hnae3_handle *h, struct ieee_pfc *pfc) in hclge_ieee_getpfc() argument 289 memset(pfc, 0, sizeof(*pfc)); in hclge_ieee_getpfc() 290 pfc->pfc_cap = hdev->pfc_max; in hclge_ieee_getpfc() 294 /* Pfc setting is based on TC */ in hclge_ieee_getpfc() 298 pfc->pfc_en |= BIT(j); in hclge_ieee_getpfc() 311 pfc->requests[i] = requests[i]; in hclge_ieee_getpfc() 312 pfc->indications[i] = indications[i]; in hclge_ieee_getpfc() 317 static int hclge_ieee_setpfc(struct hnae3_handle *h, struct ieee_pfc *pfc) in hclge_ieee_setpfc() argument 329 if (pfc->pfc_en == hdev->tm_info.pfc_en) in hclge_ieee_setpfc() 337 if ((prio_tc[j] == i) && (pfc->pfc_en & BIT(j))) { in hclge_ieee_setpfc() [all …]
|
/linux-5.10/drivers/net/ethernet/mellanox/mlx5/core/ |
D | en_dcbnl.c | 341 struct ieee_pfc *pfc) in mlx5e_dcbnl_ieee_getpfc() argument 348 pfc->pfc_cap = mlx5_max_tc(mdev) + 1; in mlx5e_dcbnl_ieee_getpfc() 350 pfc->requests[i] = PPORT_PER_PRIO_GET(pstats, i, tx_pause); in mlx5e_dcbnl_ieee_getpfc() 351 pfc->indications[i] = PPORT_PER_PRIO_GET(pstats, i, rx_pause); in mlx5e_dcbnl_ieee_getpfc() 355 pfc->delay = priv->dcbx.cable_len; in mlx5e_dcbnl_ieee_getpfc() 357 return mlx5_query_port_pfc(mdev, &pfc->pfc_en, NULL); in mlx5e_dcbnl_ieee_getpfc() 361 struct ieee_pfc *pfc) in mlx5e_dcbnl_ieee_setpfc() argument 373 if (pfc->pfc_en != curr_pfc_en) { in mlx5e_dcbnl_ieee_setpfc() 374 ret = mlx5_set_port_pfc(mdev, pfc->pfc_en, pfc->pfc_en); in mlx5e_dcbnl_ieee_setpfc() 381 if (pfc->delay && in mlx5e_dcbnl_ieee_setpfc() [all …]
|
/linux-5.10/arch/sh/kernel/cpu/sh4a/ |
D | pinmux-sh7734.c | 3 * SH7734 processor support - PFC hardware block 12 #include <cpu/pfc.h> 15 [0] = { /* PFC */ 29 return sh_pfc_register("pfc-sh7734", sh7734_pfc_resources, in plat_pinmux_setup()
|
/linux-5.10/drivers/net/ethernet/intel/ixgbe/ |
D | ixgbe_dcb_nl.c | 495 /* No IEEE PFC settings available */ in ixgbe_dcbnl_ieee_getets() 561 struct ieee_pfc *pfc) in ixgbe_dcbnl_ieee_getpfc() argument 567 pfc->pfc_cap = adapter->dcb_cfg.num_tcs.pfc_tcs; in ixgbe_dcbnl_ieee_getpfc() 569 /* No IEEE PFC settings available */ in ixgbe_dcbnl_ieee_getpfc() 573 pfc->pfc_en = my_pfc->pfc_en; in ixgbe_dcbnl_ieee_getpfc() 574 pfc->mbc = my_pfc->mbc; in ixgbe_dcbnl_ieee_getpfc() 575 pfc->delay = my_pfc->delay; in ixgbe_dcbnl_ieee_getpfc() 578 pfc->requests[i] = adapter->stats.pxoffrxc[i]; in ixgbe_dcbnl_ieee_getpfc() 579 pfc->indications[i] = adapter->stats.pxofftxc[i]; in ixgbe_dcbnl_ieee_getpfc() 586 struct ieee_pfc *pfc) in ixgbe_dcbnl_ieee_setpfc() argument [all …]
|
/linux-5.10/drivers/net/ethernet/mellanox/mlx4/ |
D | en_dcb_nl.c | 401 struct ieee_pfc *pfc) in mlx4_en_dcbnl_ieee_getpfc() argument 405 pfc->pfc_cap = IEEE_8021QAZ_MAX_TCS; in mlx4_en_dcbnl_ieee_getpfc() 406 pfc->pfc_en = priv->prof->tx_ppp; in mlx4_en_dcbnl_ieee_getpfc() 412 struct ieee_pfc *pfc) in mlx4_en_dcbnl_ieee_setpfc() argument 421 pfc->pfc_cap, in mlx4_en_dcbnl_ieee_setpfc() 422 pfc->pfc_en, in mlx4_en_dcbnl_ieee_setpfc() 423 pfc->mbc, in mlx4_en_dcbnl_ieee_setpfc() 424 pfc->delay); in mlx4_en_dcbnl_ieee_setpfc() 426 rx_pause = prof->rx_pause && !pfc->pfc_en; in mlx4_en_dcbnl_ieee_setpfc() 427 tx_pause = prof->tx_pause && !pfc->pfc_en; in mlx4_en_dcbnl_ieee_setpfc() [all …]
|
/linux-5.10/include/uapi/linux/ |
D | dcbnl.h | 146 /* This structure contains the IEEE 802.1Qaz PFC managed object 149 * that may simultaneously have PFC enabled. 150 * @pfc_en: bitmap indicating pfc enabled traffic classes 154 * @requests: count of the sent pfc frames 155 * @indications: count of the received pfc frames 200 * struct cee_pfc - CEE PFC managed object 202 * @willing: willing bit in the PFC tlv 203 * @error: error bit in the PFC tlv 204 * @pfc_en: bitmap indicating pfc enabled traffic classes 355 * @DCB_ATTR_PFC_STATE: enable state of PFC in the device (NLA_U8) [all …]
|