Searched full:mutually (Results 1 – 25 of 298) sorted by relevance
12345678910>>...12
24 /* CPU and PID are mutually exclusive */ in target__validate()31 /* UID and PID are mutually exclusive */ in target__validate()38 /* UID and CPU are mutually exclusive */ in target__validate()45 /* PID and SYSTEM are mutually exclusive */ in target__validate()52 /* UID and SYSTEM are mutually exclusive */ in target__validate()59 /* BPF and CPU are mutually exclusive */ in target__validate()66 /* BPF and PID/TID are mutually exclusive */ in target__validate()73 /* BPF and UID are mutually exclusive */ in target__validate()80 /* BPF and THREADS are mutually exclusive */ in target__validate()87 /* THREAD and SYSTEM/CPU are mutually exclusive */ in target__validate()
13 * struct clk_gate_exclusive - i.MX specific gate clock which is mutually17 * @exclusive_mask: mask of gate bits which are mutually exclusive to this22 * register is mutually exclusive to this gate clock.
18 If there are cables mutually exclusive with each other,88 Shows the relations of mutually exclusiveness. For example,100 directory show the mutually-exclusive sets, not the contents
14 * @mutually_exclusive: Array of mutually exclusive set of cables that cannot16 * ending with 0 or be NULL (no mutually exclusive cables).
73 Therefore disable open-drain. This property is mutually-exclusive79 Therefore disable open-drain. This property is mutually-exclusive
71 Frequency of the controller clock in Hz. Mutually exclusive with clocks.
148 * overlap the doorbell assignment with VCN as they are mutually exclusive217 * overlap the doorbell assignment with VCN as they are mutually exclusive300 /* overlap the doorbell assignment with VCN as they are mutually exclusive
74 * media are mutually exclusive on the platforms we have today. in xe_device_get_gt()129 * happen to be mutually exclusive. Future platforms may change this...
14 are mutually exclusive.
7 # CONFIG_XEN_PCIDEV_STUB are mutually exclusive.
9 /* Flag bits for now just encoding/decoding; mutually exclusive */
21 #error "Cannot set as PMOD_MTU3 and PMOD1_SER0 are mutually exclusive "
28 #error "Cannot set as both PMOD_MTU3 and !SW_ET0_EN_N are mutually exclusive"
47 #error "Cannot set as both PMOD_MTU3 and SW_RSPI_CAN are mutually exclusive"
106 This option is mutually exclusive at build time with the Intel HDAudio support.157 mutually exclusive at build with the Intel HDAudio support. The
20 * Since Root Complex and Endpoint modes are mutually exclusive
42 #define NV2080_ENGINE_TYPE_NVENC0 NV2080_ENGINE_TYPE_MSENC /* Mutually exclus…
65 * attach. Mutually exclusive with required_devs.66 * @virt_devs: Pointer to return the array of genpd virtual devices. Mutually68 * @required_devs: Required OPP devices. Mutually exclusive with genpd_names/virt_devs.
20 - mutually exclusive with ``enable_iwarp``23 - mutually exclusive with ``enable_roce``301 It is assumed that this feature is mutually exclusive with DCB performed
17 to generate one of three different, mutually exclusive, types of resets.
18 INT_THRESH_HI = 0, /* Top two regfield IDs are mutually exclusive */
8 warning: SEC1 and SEC2 are mutually exclusive
50 * Check that CLONE_CLEAR_SIGHAND and CLONE_SIGHAND are mutually in test_clone3_clear_sighand()