Home
last modified time | relevance | path

Searched +full:multi +full:- +full:layer (Results 1 – 25 of 347) sorted by relevance

12345678910>>...14

/linux-6.15/Documentation/block/
Dblk-mq.rst1 .. SPDX-License-Identifier: GPL-2.0
4 Multi-Queue Block IO Queueing Mechanism (blk-mq)
7 The Multi-Queue Block IO Queueing Mechanism is an API to enable fast storage
16 ----------
22 any layer on the storage stack. One example of such optimization technique
26 However, with the development of Solid State Drives and Non-Volatile Memories
30 in those devices' design, the multi-queue mechanism was introduced.
36 to different CPUs) wanted to perform block IO. Instead of this, the blk-mq API
42 ---------
45 for instance), blk-mq takes action: it will store and manage IO requests to
[all …]
Dnull_blk.rst1 .. SPDX-License-Identifier: GPL-2.0
11 block-layer implementations. It emulates a block device of X gigabytes in size.
15 Multi-queue block-layer
17 - Request-based.
18 - Configurable submission queues per device.
20 No block-layer (Known as bio-based)
22 - Bio-based. IO requests are submitted directly to the device driver.
23 - Directly accepts bio data structure and returns them.
30 queue_mode=[0-2]: Default: 2-Multi-queue
31 Selects which block-layer the module should instantiate with.
[all …]
/linux-6.15/drivers/net/ethernet/stmicro/stmmac/
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
3 tristate "STMicroelectronics Multi-Gigabit Ethernet driver"
45 tristate "Support for snps,dwc-qos-ethernet.txt DT binding."
50 Support for chips using the snps,dwc-qos-ethernet.txt DT binding.
67 This selects the Anarion SoC glue layer support for the stmmac driver.
77 This selects Ingenic SoCs glue layer support for the stmmac
89 This selects the IPQ806x SoC glue layer support for the stmmac
92 will behave like standard non-accelerated ethernet interfaces.
120 This selects the Amlogic Meson SoC glue layer support for
131 This selects the Qualcomm ETHQOS glue layer support for the
[all …]
/linux-6.15/Documentation/devicetree/bindings/leds/
Dleds-class-multicolor.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/leds/leds-class-multicolor.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Andrew Davis <afd@ti.com>
13 Bindings for multi color LEDs show how to describe current outputs of
14 either integrated multi-color LED elements (like RGB, RGBW, RGBWA-UV
15 etc.) or standalone LEDs, to achieve logically grouped multi-color LED
16 modules. This is achieved by adding multi-led nodes layer to the
24 pattern: "^multi-led(@[0-9a-f])?$"
[all …]
/linux-6.15/drivers/edac/
Dedac_mc.h10 * http://www.anime.net/~goemon/linux-ecc/
15 * Refactored for multi-source files:
18 * Please look at Documentation/driver-api/edac.rst for more info about
41 #define PAGES_TO_MiB(pages) ((pages) >> (20 - PAGE_SHIFT))
42 #define MiB_TO_PAGES(mb) ((mb) << (20 - PAGE_SHIFT))
44 #define PAGES_TO_MiB(pages) ((pages) << (PAGE_SHIFT - 20))
45 #define MiB_TO_PAGES(mb) ((mb) >> (PAGE_SHIFT - 20))
52 printk(level "EDAC MC%d: " fmt, mci->mc_idx, ##arg)
55 printk(level "EDAC " prefix " MC%d: " fmt, mci->mc_idx, ##arg)
58 printk(level "EDAC DEVICE%d: " fmt, ctl->dev_idx, ##arg)
[all …]
/linux-6.15/Documentation/firmware-guide/acpi/apei/
Doutput_format.rst1 .. SPDX-License-Identifier: GPL-2.0
55 [cache error][, TLB error][, bus error][, micro-architectural error]
81 unknown | no error | single-bit ECC | multi-bit ECC | \
82 single-symbol chipkill ECC | multi-symbol chipkill ECC | master abort | \
101 aer_layer=<aer layer string>, aer_agent=<aer agent string>
106 downstream switch port | PCIe to PCI/PCI-X bridge | \
107 PCI/PCI-X to PCIe bridge | root complex integrated endpoint device | \
121 Replay Timer Timeout | Advisory Non-Fatal
124 <aer layer string> :=
125 Physical Layer | Data Link Layer | Transaction Layer
/linux-6.15/drivers/net/ethernet/microchip/sparx5/
Dsparx5_qos.h1 /* SPDX-License-Identifier: GPL-2.0+ */
15 /* Scheduling elements per layer */
20 /* Calculate Layer 0 Scheduler Element when using normal hierarchy */
64 /* Multi-Queue Priority */
72 u32 layer, u32 idx);
73 int sparx5_tc_tbf_del(struct sparx5_port *port, u32 layer, u32 idx);
/linux-6.15/Documentation/netlink/specs/
Dhandshake.yaml1 # SPDX-License-Identifier: ((GPL-2.0 WITH Linux-syscall-note) OR BSD-3-Clause)
12 doc: Netlink protocol to request a transport layer security handshake.
15 -
17 name: handler-class
18 value-start: 0
20 -
22 name: msg-type
23 value-start: 0
25 -
28 value-start: 0
[all …]
/linux-6.15/Documentation/networking/
Dmulti-pf-netdev.rst1 .. SPDX-License-Identifier: GPL-2.0
5 Multi-PF Netdev
11 - `Background`_
12 - `Overview`_
13 - `mlx5 implementation`_
14 - `Channels distribution`_
15 - `Observability`_
16 - `Steering`_
17 - `Mutually exclusive features`_
22 The Multi-PF NIC technology enables several CPUs within a multi-socket server to connect directly to
[all …]
Diso15765-2.rst1 .. SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause)
4 ISO 15765-2 (ISO-TP)
10 ISO 15765-2, also known as ISO-TP, is a transport protocol specifically defined
12 industry, for example as the transport protocol for UDSonCAN (ISO 14229-3) or
13 emission-related diagnostic services (ISO 15031-5).
15 ISO-TP can be used both on CAN CC (aka Classical CAN) and CAN FD (CAN with
17 CAN network using SAE J1939 as data link layer (however, this is not a
21 -------------------
23 * ISO 15765-2:2024 : Road vehicles - Diagnostic communication over Controller
24 Area Network (DoCAN). Part 2: Transport protocol and network layer services.
[all …]
/linux-6.15/Documentation/userspace-api/fwctl/
Dfwctl.rst1 .. SPDX-License-Identifier: GPL-2.0
13 software-defined pieces of hardware. The evolution of this approach is largely a
21 The FW layer in devices has grown to incredible size and devices frequently
26 The availability of such a flexible layer has created quite a variety in the
27 industry where single pieces of silicon are now configurable software-defined
33 Further, devices have become multi-functional and integrated to the point they
35 multi-functional devices have drivers, such as bnxt/ice/mlx5/pds, that span many
40 have an expansive FW environment that needs robust device-specific debugging
41 support, and FW-driven functionality that is not well suited to “generic”
43 user space in the areas of debuggability, management, and first-boot/nth-boot
[all …]
/linux-6.15/Documentation/gpu/amdgpu/display/
Ddc-glossary.rst7 'Documentation/gpu/amdgpu/amdgpu-glossary.rst'; if you cannot find it anywhere,
19 Application-Specific Integrated Circuit
49 Cathode Ray Tube Controller - commonly called "Controller" - Generates
56 Display Abstraction layer
108 Display Micro-Controller Unit
111 Display Micro-Controller Unit, version B
174 Multi Plane Overlay
177 Multi Stream Transport
222 Transition-Minimized Differential Signaling
/linux-6.15/Documentation/networking/diagnostic/
Dtwisted_pair_layer1_diagnostics.rst1 .. SPDX-License-Identifier: GPL-2.0
3 Diagnostic Concept for Investigating Twisted Pair Ethernet Variants at OSI Layer 1
7 ------------
11 1. **Users and System Administrators**: For those dealing with real-world
12 Ethernet issues, this guide provides a practical, step-by-step
14 Pair Ethernet at OSI Layer 1. If you're facing unstable links, speed drops,
15 or mysterious network issues, jump right into the step-by-step guide and
24 Step-by-Step Diagnostic Guide from Linux (General Ethernet)
25 -----------------------------------------------------------
29 environments, including **Single-Pair Ethernet (SPE)** and **Multi-Pair
[all …]
/linux-6.15/Documentation/devicetree/bindings/display/mediatek/
Dmediatek,padding.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Chun-Kuang Hu <chunkuang.hu@kernel.org>
11 - Philipp Zabel <p.zabel@pengutronix.de>
14 Padding provides ability to add pixels to width and height of a layer with
16 width of a layer to be 2-pixel-align, or 4-pixel-align when ETHDR is enabled,
24 - mediatek,mt8188-disp-padding
25 - mediatek,mt8195-mdp3-padding
30 power-domains:
[all …]
/linux-6.15/Documentation/networking/device_drivers/ethernet/intel/
Dfm10k.rst1 .. SPDX-License-Identifier: GPL-2.0+
4 Linux Base Driver for Intel(R) Ethernet Multi-host Controller
8 Copyright(c) 2015-2018 Intel Corporation.
12 - Identifying Your Adapter
13 - Additional Configurations
14 - Performance Tuning
15 - Known Issues
16 - Support
21 Ethernet Multi-host Controller.
29 ------------
[all …]
/linux-6.15/Documentation/admin-guide/perf/
Dhisi-pcie-pmu.rst8 Each PCIe Core has a PMU to monitor multi Root Ports of this PCIe Core and
15 The PCIe PMU driver registers a perf PMU with the name of its sicl-id and PCIe
40 ------------------------------------------
42 $# perf stat -e hisi_pcie0_core0/rx_mwr_latency,port=0xffff/
43 $# perf stat -e hisi_pcie0_core0/rx_mwr_cnt,port=0xffff/
56 …$# perf stat -e "{hisi_pcie0_core0/rx_mwr_latency,port=0xffff/,hisi_pcie0_core0/rx_mwr_cnt,port=0x…
62 --------------
75 - port
78 selected by configuring the 16-bits-bitmap "port". Multi ports can be
79 selected for AP-layer-events, and only one port can be selected for
[all …]
/linux-6.15/Documentation/crypto/
Darchitecture.rst5 ----------------------
10 - Symmetric ciphers
12 - AEAD ciphers
14 - Message digest, including keyed message digest
16 - Random number generation
18 - User space interface
21 ---------------------
30 a caller or invoked together with a template to form multi-block ciphers
38 - aes
40 - ecb(aes)
[all …]
/linux-6.15/Documentation/devicetree/bindings/mfd/
Datmel,at91sam9260-matrix.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/mfd/atmel,at91sam9260-matrix.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Nicolas Ferre <nicolas.ferre@microchip.com>
13 The Bus Matrix (MATRIX) implements a multi-layer AHB, based on the
14 AHB-Lite protocol, that enables parallel access paths between multiple
20 - items:
21 - enum:
22 - atmel,at91sam9260-matrix
[all …]
/linux-6.15/drivers/net/wireless/intel/iwlwifi/
Diwl-op-mode.h1 /* SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause */
3 * Copyright (C) 2005-2014, 2018-2021, 2024 Intel Corporation
4 * Copyright (C) 2013-2014 Intel Mobile Communications GmbH
12 #include "iwl-dbg-tlv.h"
23 * DOC: Operational mode - what is it ?
25 * The operational mode (a.k.a. op_mode) is the layer that implements
28 * underlying HW works, since the transport layer takes care of that.
39 * 1) The driver layer (iwl-drv.c) chooses the op_mode based on the
41 * 2) The driver layer starts the op_mode (ops->start)
44 * 5) The driver layer stops the op_mode
[all …]
/linux-6.15/drivers/gpu/drm/sun4i/
Dsun4i_backend.c1 // SPDX-License-Identifier: GPL-2.0-or-later
6 * Maxime Ripard <maxime.ripard@free-electrons.com>
14 #include <linux/dma-mapping.h>
35 /* backend <-> TCON muxing selection done in backend */
55 regmap_write(engine->regs, SUN4I_BACKEND_OCCTL_REG, in sun4i_backend_apply_color_correction()
59 regmap_write(engine->regs, SUN4I_BACKEND_OCRCOEF_REG(i), in sun4i_backend_apply_color_correction()
68 regmap_update_bits(engine->regs, SUN4I_BACKEND_OCCTL_REG, in sun4i_backend_disable_color_correction()
78 regmap_write(engine->regs, SUN4I_BACKEND_REGBUFFCTL_REG, in sun4i_backend_commit()
84 int layer, bool enable) in sun4i_backend_layer_enable() argument
88 DRM_DEBUG_DRIVER("%sabling layer %d\n", enable ? "En" : "Dis", in sun4i_backend_layer_enable()
[all …]
/linux-6.15/Documentation/arch/s390/
Ddriver-model.rst6 --------------
8 All devices which can be addressed by means of ccws are called 'CCW devices' -
15 - system/
16 - css0/
17 - 0.0.0000/0.0.0815/
18 - 0.0.0001/0.0.4711/
19 - 0.0.0002/
20 - 0.1.0000/0.1.1234/
22 - defunct/
25 device 4711 via subchannel 1 in subchannel set 0, and subchannel 2 is a non-I/O
[all …]
/linux-6.15/Documentation/staging/
Dxz.rst1 .. SPDX-License-Identifier: 0BSD
19 For userspace, `XZ Utils`_ provide a zlib-like compression library
20 and a gzip-like command line tool.
28 The xz_dec module provides XZ decompressor with single-call (buffer
29 to buffer) and multi-call (stateful) APIs in include/linux/xz.h.
39 - ``$(call if_changed,xzkern)`` is for compressing the kernel image.
40 It runs the script scripts/xz_wrap.sh which uses arch-optimized
43 - ``$(call if_changed,xzkern_with_size)`` is like ``xzkern`` above but
44 this also appends a four-byte trailer containing the uncompressed size
47 - Other things can be compressed with ``$(call if_needed,xzmisc)``
[all …]
/linux-6.15/Documentation/networking/device_drivers/ethernet/amazon/
Dena.rst1 .. SPDX-License-Identifier: GPL-2.0
17 The driver supports a range of ENA devices, is link-speed independent
21 Some ENA devices support SR-IOV. This driver is used for both the
22 SR-IOV Physical Function (PF) and Virtual Function (VF) devices.
26 is advertised by the device via the Admin Queue), a dedicated MSI-X
31 checksum offload. Receive-side scaling (RSS) is supported for multi-core
39 Some of the ENA devices support a working mode called Low-latency
46 ena_com.[ch] Management communication layer. This layer is
53 ena_common_defs.h Common definitions for ena_com layer.
54 ena_regs_defs.h Definition of ENA PCI memory-mapped (MMIO) registers.
[all …]
/linux-6.15/net/sched/
Dem_nbyte.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * net/sched/em_nbyte.c N-Byte ematch
28 data_len < (sizeof(*nbyte) + nbyte->len)) in em_nbyte_change()
29 return -EINVAL; in em_nbyte_change()
31 em->datalen = sizeof(*nbyte) + nbyte->len; in em_nbyte_change()
32 em->data = (unsigned long)kmemdup(data, em->datalen, GFP_KERNEL); in em_nbyte_change()
33 if (em->data == 0UL) in em_nbyte_change()
34 return -ENOMEM; in em_nbyte_change()
42 struct nbyte_data *nbyte = (struct nbyte_data *) em->data; in em_nbyte_match()
43 unsigned char *ptr = tcf_get_base_ptr(skb, nbyte->hdr.layer); in em_nbyte_match()
[all …]
/linux-6.15/Documentation/accel/
Dintroduction.rst1 .. SPDX-License-Identifier: GPL-2.0
8 accelerators in a common way to user-space and provide a common set of
11 These devices can be either stand-alone ASICs or IP blocks inside an SoC/GPU.
13 Machine-Learning (ML) and/or Deep-Learning (DL) computations, the accel layer
19 - Edge AI - doing inference at an edge device. It can be an embedded ASIC/FPGA,
23 - Inference data-center - single/multi user devices in a large server. This
24 type of device can be stand-alone or an IP inside a SoC or a GPU. It will
25 have on-board DRAM (to hold the DL topology), DMA engines and
26 command submission queues (either kernel or user-space queues).
28 virtualization (SR-IOV) to support multiple VMs on the same device. In
[all …]

12345678910>>...14