Home
last modified time | relevance | path

Searched full:latching (Results 1 – 25 of 33) sorted by relevance

12

/linux/Documentation/devicetree/bindings/pinctrl/
H A Dpincfg-node.yaml152 and the delay before latching a value to an output
162 this affects the expected delay in ps before latching a value to
/linux/Documentation/devicetree/bindings/soc/imx/
H A Dfsl,imx93-src.yaml14 all the system reset signals and boot argument latching.
/linux/Documentation/devicetree/bindings/reset/
H A Drenesas,rst.yaml16 - Latching of the levels on mode pins when PRESET# is negated,
/linux/drivers/staging/fbtft/
H A Dfbtft.h172 * @gpio.rd: Read latching signal
173 * @gpio.wr: Write latching signal
/linux/arch/mips/loongson2ef/common/cs5536/
H A Dcs5536_mfgpt.c157 * before latching the timer count to guarantee that although in mfgpt_read()
/linux/drivers/clocksource/
H A Dtimer-loongson1-pwm.c175 * before latching the timer count to guarantee that although in ls1x_clocksource_read()
H A Di8253.c45 * before latching the timer count to guarantee that although in i8253_read()
/linux/drivers/hwmon/
H A Dsbtsi_temp.c41 * latching of the decimal part, so integer part should be read first.
/linux/drivers/net/ethernet/sfc/
H A Dio.h22 * doorbell register pair, which has its own latching, and
/linux/drivers/net/ethernet/chelsio/cxgb3/
H A Daq100x.c114 /* Read (and reset) the latching version of the status */ in aq100x_intr_handler()
H A Dael1002.c695 * The GPIO Interrupt register on the AEL2020 is a "Latching High" in ael2020_intr_clear()
/linux/drivers/cpufreq/
H A Dsa1110-cpufreq.c156 * half speed or use delayed read latching (errata 13). in sdram_calculate_timing()
/linux/drivers/net/ethernet/sfc/falcon/
H A Dio.h57 * doorbell register pair, which has its own latching, and
/linux/drivers/net/ethernet/sfc/siena/
H A Dio.h57 * doorbell register pair, which has its own latching, and
/linux/drivers/net/pcs/
H A Dpcs-xpcs.c990 /* The link status bit is latching-low, so it is important to in xpcs_get_state_c73()
1023 /* The link status bit is latching-low, so it is important to in xpcs_get_state_c73()
/linux/drivers/iio/imu/bmi160/
H A Dbmi160_core.c608 /* Set the pin to input mode with no latching. */ in bmi160_config_pin()
/linux/drivers/net/ethernet/cavium/thunder/
H A Dthunder_bgx.c892 /* Clear rcvflt bit (latching high) and read it back */ in bgx_xaui_check_link()
1007 /* Receive link is latching low. Force it high and verify it */ in bgx_poll_for_link()
/linux/sound/soc/codecs/
H A Dtas5720.c280 * Periodically toggle SDZ (shutdown bit) H->L->H to clear any latching in tas5720_fault_check_work()
/linux/drivers/tty/serial/
H A Dsc16is7xx.c221 #define SC16IS7XX_IOCONTROL_LATCH_BIT BIT(0) /* Enable input latching */
/linux/drivers/platform/x86/intel/pmc/
H A Dcore.c1165 * For LPM mode latching we set the latch enable bit and selected mode in pmc_core_lpm_latch_mode_write()
/linux/drivers/net/ethernet/faraday/
H A Dftgmac100.c1326 * the HW has been latching RX/TX packet interrupts while in ftgmac100_poll()
/linux/drivers/gpu/drm/i915/display/
H A Dintel_color.c67 * following the latching of any double buffered registers
1012 * Once PSR exit (and proper register latching) has occurred the in skl_color_commit_noarm()
/linux/drivers/scsi/
H A DNCR5380.c1583 * target's REQ by latching the SCSI data into the INPUT DATA register in NCR5380_transfer_dma()
/linux/drivers/media/platform/ti/am437x/
H A Dam437x-vpfe.c519 /* Disable latching function registers on VSYNC */ in vpfe_ccdc_config_raw()
/linux/drivers/gpu/drm/tegra/
H A Ddc.c113 * Latching happens mmediately if the display controller is in STOP mode or

12