/linux-5.10/Documentation/devicetree/bindings/net/ |
D | fsl-fec.txt | 33 1 "int0" 34 2 "int0", "pps" 35 3 "int0", "int1", "int2" 36 4 "int0", "int1", "int2", "pps" 39 tx/rx queues 1 and 2. "int0" will be used for queue 0 and ENET_MII interrupts. 40 For imx6sx, "int0" handles all 3 queues and ENET_MII. "pps" is for the pulse
|
/linux-5.10/Documentation/devicetree/bindings/interrupt-controller/ |
D | loongson,liointc.yaml | 40 - const: int0 83 interrupt-names = "int0", "int1"; 85 loongson,parent_int_map = <0xf0ffffff>, /* int0 */
|
/linux-5.10/arch/arm/boot/dts/ |
D | stm32mp153.dtsi | 32 interrupt-names = "int0", "int1"; 45 interrupt-names = "int0", "int1";
|
D | dra76x.dtsi | 34 interrupt-names = "int0", "int1";
|
D | imx7d.dtsi | 142 interrupt-names = "int0", "int1", "int2", "pps";
|
/linux-5.10/arch/mips/boot/dts/loongson/ |
D | loongson64g-package.dtsi | 33 interrupt-names = "int0", "int1"; 35 loongson,parent_int_map = <0x00ffffff>, /* int0 */
|
D | loongson64c-package.dtsi | 36 interrupt-names = "int0", "int1"; 38 loongson,parent_int_map = <0xf0ffffff>, /* int0 */
|
D | loongson64v_4core_virtio.dts | 35 interrupt-names = "int0", "int1"; 37 loongson,parent_int_map = <0x00000001>, /* int0 */
|
/linux-5.10/Documentation/devicetree/bindings/net/can/ |
D | bosch,m_can.yaml | 37 - const: int0 132 interrupt-names = "int0", "int1";
|
/linux-5.10/drivers/net/ethernet/amd/ |
D | amd8111e.c | 537 /* Clear INT0 write 1 to clear register */ in amd8111e_init_hw_default() 538 reg_val = readl(mmio + INT0); in amd8111e_init_hw_default() 539 writel(reg_val, mmio + INT0); in amd8111e_init_hw_default() 588 * interrupts in INT0 597 /* Clear INT0 */ in amd8111e_disable_interrupt() 598 intr0 = readl(lp->mmio + INT0); in amd8111e_disable_interrupt() 599 writel(intr0, lp->mmio + INT0); in amd8111e_disable_interrupt() 602 readl(lp->mmio + INT0); in amd8111e_disable_interrupt() 1103 intr0 = readl(mmio + INT0); in amd8111e_interrupt() 1114 writel(intr0, mmio + INT0); in amd8111e_interrupt() [all …]
|
/linux-5.10/drivers/net/can/sja1000/ |
D | ems_pci.c | 50 #define PITA2_ICR_INT0 0x00000002 /* [RC] INT0 Active/Clear */ 51 #define PITA2_ICR_INT0_EN 0x00020000 /* [RW] Enable INT0 */
|
/linux-5.10/arch/mips/include/asm/mach-loongson32/ |
D | irq.h | 29 * INT0~3 Interrupt Numbers
|
/linux-5.10/arch/m68k/mac/ |
D | iop.c | 83 * Two sets of host interrupts are provided, INT0 and INT1. Both appear on one 85 * register. The IOP will raise INT0 when one or more messages in the send 567 /* INT0 indicates state change on an outgoing message channel */ in iop_ism_irq()
|
/linux-5.10/sound/soc/codecs/ |
D | wcd9335.c | 524 "ZERO", "RX INT0 MIX2", 1162 SOC_DAPM_ENUM("RX INT0 INTERP Mux", rx_int0_interp_mux_enum); 1550 SOC_DAPM_ENUM_EXT("RX INT0 DEM MUX Mux", rx_int0_dem_inp_mux_enum, 1670 "Cannot set 44.1KHz on INT0\n"); in wcd9335_set_prim_interpolator_rate() 2434 {"RX INT0 DEM MUX", "CLSH_DSM_OUT", "RX INT0 INTERP"}, 2435 {"RX INT0 DAC", NULL, "RX INT0 DEM MUX"}, 2436 {"RX INT0 DAC", NULL, "RX_BIAS"}, 2437 {"EAR PA", NULL, "RX INT0 DAC"}, 3307 if (!(strcmp(w->name, "RX INT0 INTERP"))) { in wcd9335_codec_enable_interpolator() 4451 SND_SOC_DAPM_MIXER("RX INT0 SEC MIX", SND_SOC_NOPM, 0, 0, NULL, 0), [all …]
|
D | wcd934x.c | 2761 SOC_DAPM_ENUM("RX INT0 MIX2 INP Mux", rx_int0_mix2_inp_mux_enum); 2832 SOC_DAPM_ENUM_EXT("RX INT0 DEM MUX Mux", rx_int0_dem_inp_mux_enum, 4446 SND_SOC_DAPM_MIXER("RX INT0 SEC MIX", SND_SOC_NOPM, 0, 0, NULL, 0), 4467 SND_SOC_DAPM_MIXER("RX INT0 MIX2", SND_SOC_NOPM, 0, 0, NULL, 0), 4482 SND_SOC_DAPM_MUX_E("RX INT0 MIX2 INP", WCD934X_CDC_RX0_RX_PATH_CFG0, 4, 4520 SND_SOC_DAPM_MUX("RX INT0 DEM MUX", SND_SOC_NOPM, 0, 0, 4577 SND_SOC_DAPM_DAC_E("RX INT0 DAC", NULL, SND_SOC_NOPM, 4840 {"RX INT0 DEM MUX", "CLSH_DSM_OUT", "RX INT0 MIX2"}, 4841 {"RX INT0 DAC", NULL, "RX INT0 DEM MUX"}, 4842 {"RX INT0 DAC", NULL, "RX_BIAS"}, [all …]
|
/linux-5.10/arch/m68k/include/asm/ |
D | MC68328.h | 274 #define INT0_IRQ_NUM 8 /* External INT0 */ 305 #define IMR_MINT0 (1 << INT0_IRQ_NUM) /* Mask External INT0 */ 339 #define IWR_INT0 (1 << INT0_IRQ_NUM) /* External INT0 */ 369 #define ISR_INT0 (1 << INT0_IRQ_NUM) /* External INT0 */ 403 #define IPR_INT0 (1 << INT0_IRQ_NUM) /* External INT0 */
|
D | MC68EZ328.h | 237 #define INT0_IRQ_NUM 8 /* External INT0 */ 263 #define IMR_MINT0 (1 << INT0_IRQ_NUM) /* Mask External INT0 */ 292 #define ISR_INT0 (1 << INT0_IRQ_NUM) /* External INT0 */ 321 #define IPR_INT0 (1 << INT0_IRQ_NUM) /* External INT0 */ 427 #define PD_INT0 0x01 /* Use INT0 as PD[0] */
|
D | MC68VZ328.h | 240 #define INT0_IRQ_NUM 8 /* External INT0 */ 272 #define IMR_MINT0 (1 << INT0_IRQ_NUM) /* Mask External INT0 */ 301 #define ISR_INT0 (1 << INT0_IRQ_NUM) /* External INT0 */ 330 #define IPR_INT0 (1 << INT0_IRQ_NUM) /* External INT0 */ 436 #define PD_INT0 0x01 /* Use INT0 as PD[0] */
|
/linux-5.10/drivers/net/wireless/microchip/wilc1000/ |
D | wlan.h | 233 /* 16: INT0 flag */ 255 /* 0: Clear INT0 */
|
/linux-5.10/drivers/net/can/m_can/ |
D | m_can_platform.c | 83 irq = platform_get_irq_byname(pdev, "int0"); in m_can_plat_probe()
|
/linux-5.10/arch/mips/ar7/ |
D | irq.c | 161 else if (pending & STATUSF_IP2) /* int0 hardware line */ in plat_irq_dispatch()
|
/linux-5.10/drivers/tty/serial/8250/ |
D | 8250_exar.c | 556 /* Clear all PCI interrupts by reading INT0. No effect on IIR */ in exar_misc_clear() 559 /* Clear INT0 for Expansion Interface slave ports, too */ in exar_misc_clear() 568 * cleared by reading global INT0 or INT1 registers as interrupts are
|
/linux-5.10/arch/mips/loongson32/common/ |
D | irq.c | 138 ls1x_irq_dispatch(0); /* INT0 */ in plat_irq_dispatch()
|
/linux-5.10/Documentation/devicetree/bindings/pinctrl/ |
D | marvell,armada-xp-pinctrl.txt | 50 mpp29 29 gpio, lcd(ref-clk), tdm(int0), ptp(clk)
|
/linux-5.10/sound/soc/qcom/qdsp6/ |
D | q6afe.h | 57 /* Clock ID for INT0 I2S IBIT */
|