Home
last modified time | relevance | path

Searched full:having (Results 1 – 25 of 174) sorted by relevance

1234567

/qemu/tests/qemu-iotests/tests/
H A Dstream-error-on-reset117 # get in between it having started and it having completed)
136 # path, so there is no point in having them in this list
H A Dstream-unaligned-prefetch5 # which requires padding while having a NULL qiov.
/qemu/hw/scsi/
H A Dsrp.h110 * having the 20-byte structure padded to 24 bytes on 64-bit architectures.
138 * bytes, so it needs to be packed to avoid having it padded to 56
228 * so it needs to be packed to avoid having it padded to 40 bytes on
/qemu/docs/devel/migration/
H A Dmapped-ram.rst16 sequential stream. Having the pages at fixed offsets also allows the
54 that's the ideal scenario for mapped-ram migration. Not having to
81 Instead of having a sequential stream of pages that follow the
/qemu/tests/qemu-iotests/
H A D125103 # (1) Grow an image without having to allocate a new L2 table.
104 # (2) Grow an image, having to allocate a new L2 table.
105 # (3) Grow an image, having to grow the L1 table.
H A D13860 # having a multiple of 2^32 clusters
64 # An offset of 32 PB results in qemu-img check having to allocate an in-memory
/qemu/tests/tcg/hexagon/
H A Dtest_jmp.S14 * having a functioning jump
/qemu/docs/system/
H A Dlinuxboot.rst7 having to make a full bootable image. It is very useful for fast Linux
H A Dguest-loader.rst9 useful for debugging hypervisors without having to jump through the
/qemu/include/hw/ppc/
H A Dspapr_numa.h20 * Having both SpaprMachineState and MachineState as arguments
/qemu/tests/tcg/ppc64/
H A Dnon_signalling_xscv.c31 * SNaN inputs having no significant bits in the upper 23 bits of the in main()
/qemu/linux-user/
H A Dsemihost.c6 * Currently ARM and RISC-V are unique in having support for
/qemu/include/hw/xen/
H A Dxen.h12 * already via xen_native.h, and having __XEM_TOOLS__ defined will have
/qemu/linux-headers/linux/
H A Dstddef.h31 * as well as both having struct attributes appended.
/qemu/tests/tcg/aarch64/gdbstub/
H A Dtest-sve-ioctl.py35 # created them for us having recognised and handled SVE.
/qemu/tests/qtest/
H A Dnpcm7xx_rng-test.c89 * truly random sequence having the same proportion of zeros and ones as the
117 * This represents the probability of a truly random sequence having the same
/qemu/common-user/host/riscv/
H A Dsafe-syscall.inc.S65 /* code path for having successfully executed the syscall */
/qemu/target/ppc/
H A Dmmu-book3s-v3.h74 * The LPCR:HR bit is a shortcut that avoids having to
/qemu/include/block/
H A Dexport.h71 * export a second time (which would decrease the refcount without having
/qemu/hw/core/
H A Dvm-change-state-handler.c48 * of children depend on their parent's callback having completed first.
/qemu/common-user/host/aarch64/
H A Dsafe-syscall.inc.S64 /* code path for having successfully executed the syscall */
/qemu/common-user/host/sparc64/
H A Dsafe-syscall.inc.S75 /* code path for having successfully executed the syscall */
/qemu/common-user/host/loongarch64/
H A Dsafe-syscall.inc.S77 /* code path for having successfully executed the syscall */
/qemu/rust/qemu-api/src/
H A Dlog.rs43 /// It is also possible to use printf-style formatting, as well as having a
/qemu/common-user/host/arm/
H A Dsafe-syscall.inc.S78 /* code path for having successfully executed the syscall */

1234567