Home
last modified time | relevance | path

Searched +full:dll +full:- +full:config (Results 1 – 25 of 51) sorted by relevance

123

/linux-6.8/drivers/mmc/host/
Dsdhci-msm.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * drivers/mmc/host/sdhci-msm.c - Qualcomm SDHCI Platform driver
5 * Copyright (c) 2013-2014, The Linux Foundation. All rights reserved.
23 #include "sdhci-cqhci.h"
24 #include "sdhci-pltfm.h"
123 #define INVALID_TUNING_PHASE -1
137 /* Max load for eMMC Vdd-io supply */
141 msm_host->var_ops->msm_readl_relaxed(host, offset)
144 msm_host->var_ops->msm_writel_relaxed(val, host, offset)
300 return msm_host->offset; in sdhci_priv_msm_offset()
[all …]
Dsdhci-esdhc.h1 /* SPDX-License-Identifier: GPL-2.0-only */
26 /* pltfm-specific */
89 /* DLL Config 0 Register */
95 /* DLL Config 1 Register */
99 /* DLL Status 0 Register */
Dsdhci-xenon-phy.c1 // SPDX-License-Identifier: GPL-2.0-only
8 * Date: 2016-8-24
17 #include "sdhci-pltfm.h"
18 #include "sdhci-xenon.h"
128 /* Offset of DLL Control register */
132 /* DLL Update Enable bit */
209 params = devm_kzalloc(mmc_dev(host->mmc), sizeof(*params), GFP_KERNEL); in xenon_alloc_emmc_phy()
211 return -ENOMEM; in xenon_alloc_emmc_phy()
213 priv->phy_params = params; in xenon_alloc_emmc_phy()
214 if (priv->phy_type == EMMC_5_0_PHY) in xenon_alloc_emmc_phy()
[all …]
Dsdhci-st.c1 // SPDX-License-Identifier: GPL-2.0-only
9 * Based on sdhci-cns3xxx.c
18 #include "sdhci-pltfm.h"
88 #define ST_TOP_MMC_DLY_FIX_OFF(x) (x - 0x8)
90 /* TOP config registers to manage static and dynamic delay */
102 /* register to provide the phase-shift value for DLL */
119 * DLL procedure has finished before switching to ultra-speed modes.
139 * flashSS sub-system which needs to be configured to be compliant to eMMC 4.5
145 struct mmc_host *mhost = host->mmc; in st_mmcss_cconfig()
148 if (!of_device_is_compatible(np, "st,sdhci-stih407")) in st_mmcss_cconfig()
[all …]
Dsdhci-esdhc-imx.c1 // SPDX-License-Identifier: GPL-2.0
5 * derived from the OF-version.
23 #include <linux/mmc/slot-gpio.h>
28 #include "sdhci-cqhci.h"
29 #include "sdhci-pltfm.h"
30 #include "sdhci-esdhc.h"
73 /* dll control register */
82 #define ESDHC_TUNE_CTRL_MAX ((1 << 7) - 1)
84 /* strobe dll register */
140 * open ended multi-blk IO. Otherwise the TC INT wouldn't
[all …]
/linux-6.8/arch/arm/mach-omap2/
Dsleep34xx.S1 /* SPDX-License-Identifier: GPL-2.0-or-later */
5 * Karthik Dasu <karthik-dp@ti.com>
9 * Richard Woodruff <r-woodruff2@ti.com>
57 * with non-Thumb-2-capable firmware.
86 .arch armv7-a
89 stmfd sp!, {r4 - r11, lr} @ save registers on stack
103 ldmfd sp!, {r4 - r11, pc}
115 * omap34xx_cpu_suspend() - This bit of code saves the CPU context if needed
121 * - only the minimum set of functions gets copied to internal SRAM at boot
122 * and after wake-up from OFF mode, cf. omap_push_sram_idle. The function
[all …]
/linux-6.8/Documentation/devicetree/bindings/mmc/
Dsdhci-msm.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/mmc/sdhci-msm.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Qualcomm SDHCI controller (sdhci-msm)
10 - Bhupesh Sharma <bhupesh.sharma@linaro.org>
19 - enum:
20 - qcom,sdhci-msm-v4
22 - items:
23 - enum:
[all …]
/linux-6.8/arch/arm/mach-orion5x/
Dtsx09-common.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * QNAP TS-x09 Boards common functions
15 #include "tsx09-common.h"
19 * QNAP TS-x09 specific power off method via UART1-attached PIC
29 pr_info("%s: triggering power-off...\n", __func__); in qnap_tsx09_power_off()
33 writel(divisor & 0xff, UART1_REG(DLL)); in qnap_tsx09_power_off()
40 /* send the power-off command 'A' to PIC */ in qnap_tsx09_power_off()
55 return n - '0'; in qnap_tsx09_parse_hex_nibble()
58 return n - 'A' + 10; in qnap_tsx09_parse_hex_nibble()
61 return n - 'a' + 10; in qnap_tsx09_parse_hex_nibble()
[all …]
/linux-6.8/include/linux/ssb/
Dssb_driver_gige.h1 /* SPDX-License-Identifier: GPL-2.0 */
16 #define SSB_GIGE_PCICFG 0x0800 /* PCI config space (256 bytes) */
25 #define SSB_GIGE_TMSHIGH_RGMII 0x00010000 /* Have an RGMII PHY-bus */
29 #define SSB_GIGE_TMSLOW_DLLEN 0x01000000 /* Enable DLL controls */
62 return container_of(pdev->bus->ops, struct ssb_gige, pci_ops); in pdev_to_ssb_gige()
69 return (dev ? dev->has_rgmii : 0); in ssb_gige_is_rgmii()
77 return !!(dev->dev->bus->sprom.boardflags_lo & in ssb_gige_have_roboswitch()
87 return ((dev->dev->bus->chip_id == 0x4785) && in ssb_gige_one_dma_at_once()
88 (dev->dev->bus->chip_rev < 2)); in ssb_gige_one_dma_at_once()
97 return (dev->dev->bus->chip_id == 0x4785); in ssb_gige_must_flush_posted_writes()
[all …]
/linux-6.8/drivers/spi/
Dspi-nxp-fspi.c1 // SPDX-License-Identifier: GPL-2.0+
6 * Copyright 2019-2020 NXP
14 * FlexSPI controller is driven by the LUT(Look-up Table) registers
15 * LUT registers are a look-up-table for sequences of instructions.
19 * LUTs are being created at run-time based on the commands passed
20 * from the spi-mem framework, thus using single LUT index.
26 * Based on SPI MEM interface and spi-fsl-qspi.c driver.
58 #include <linux/spi/spi-mem.h>
310 #define LUT_PAD(x) (fls(x) - 1)
316 * ---------------------------------------------------
[all …]
Dspi-cadence-xspi.c1 // SPDX-License-Identifier: GPL-2.0+
3 // Copyright (C) 2020-21 Cadence
18 #include <linux/spi/spi-mem.h>
25 #define CDNS_XSPI_NAME "cadence-xspi"
29 * configure XSPI controller pin-strap settings
41 /* PHY DLL slave control register */
44 /* DLL PHY control register */
91 /* Controller config register */
152 FIELD_PREP(CDNS_XSPI_CMD_P1_R1_ADDR0, (op)->addr.val & 0xff))
155 FIELD_PREP(CDNS_XSPI_CMD_P1_R2_ADDR1, ((op)->addr.val >> 8) & 0xFF) | \
[all …]
/linux-6.8/drivers/net/dsa/microchip/
Dlan937x_main.c1 // SPDX-License-Identifier: GPL-2.0
3 * Copyright (C) 2019-2022 Microchip Technology Inc.
71 if (!dev->info->internal_phy[addr]) in lan937x_internal_phy_write()
72 return -EOPNOTSUPP; in lan937x_internal_phy_write()
93 dev_err(dev->dev, "Failed to write phy register\n"); in lan937x_internal_phy_write()
106 /* Check for internal phy port, return 0xffff for non-existent phy */ in lan937x_internal_phy_read()
107 if (!dev->info->internal_phy[addr]) in lan937x_internal_phy_read()
123 dev_err(dev->dev, "Failed to read phy register\n"); in lan937x_internal_phy_read()
174 const u32 *masks = dev->info->masks; in lan937x_port_setup()
175 const u16 *regs = dev->info->regs; in lan937x_port_setup()
[all …]
/linux-6.8/arch/mips/cavium-octeon/executive/
Dcvmx-spi.c7 * Copyright (c) 2003-2008 Cavium Networks
14 * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
21 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
34 #include <asm/octeon/cvmx-config.h>
36 #include <asm/octeon/cvmx-pko.h>
37 #include <asm/octeon/cvmx-spi.h>
39 #include <asm/octeon/cvmx-spxx-defs.h>
40 #include <asm/octeon/cvmx-stxx-defs.h>
41 #include <asm/octeon/cvmx-srxx-defs.h>
108 int res = -1; in cvmx_spi_start_interface()
[all …]
/linux-6.8/drivers/phy/microchip/
Dlan966x_serdes.c1 // SPDX-License-Identifier: GPL-2.0-or-later
11 #include <dt-bindings/phy/phy-lan966x-serdes.h>
189 lan_rmw(HSIO_SD_CFG_LANE_10BIT_SEL_SET(res_struct->lane_10bit_sel) | in lan966x_sd6g40_reg_cfg()
190 HSIO_SD_CFG_RX_RATE_SET(res_struct->rx_rate) | in lan966x_sd6g40_reg_cfg()
191 HSIO_SD_CFG_TX_RATE_SET(res_struct->tx_rate) | in lan966x_sd6g40_reg_cfg()
192 HSIO_SD_CFG_TX_INVERT_SET(res_struct->tx_invert) | in lan966x_sd6g40_reg_cfg()
193 HSIO_SD_CFG_RX_INVERT_SET(res_struct->rx_invert) | in lan966x_sd6g40_reg_cfg()
194 HSIO_SD_CFG_LANE_LOOPBK_EN_SET(res_struct->lane_loopbk_en) | in lan966x_sd6g40_reg_cfg()
205 macro->ctrl->regs, HSIO_SD_CFG(idx)); in lan966x_sd6g40_reg_cfg()
207 lan_rmw(HSIO_MPLL_CFG_MPLL_MULTIPLIER_SET(res_struct->mpll_multiplier) | in lan966x_sd6g40_reg_cfg()
[all …]
/linux-6.8/drivers/tty/serial/
Domap-serial.c1 // SPDX-License-Identifier: GPL-2.0+
3 * Driver for OMAP-UART controller.
16 * this driver as required for the omap-platform.
38 #include <linux/platform_data/serial-omap.h>
79 #define OMAP_UART_DMA_CH_FREE -1
136 unsigned char dll; member
176 offset <<= up->port.regshift; in serial_in()
177 return readw(up->port.membase + offset); in serial_in()
182 offset <<= up->port.regshift; in serial_out()
183 writew(value, up->port.membase + offset); in serial_out()
[all …]
/linux-6.8/drivers/tty/serial/8250/
D8250_port.c1 // SPDX-License-Identifier: GPL-2.0+
3 * Base port operations for 8250/16550-type serial ports
248 * tx_loadsz is set to 63-bytes instead of 64-bytes to implement
249 * workaround of errata A-008006 which states that tx_loadsz should
261 .name = "Palmchip BK-3103",
332 unsigned char dll = serial_in(up, UART_DLL); in default_serial_dl_read() local
335 return dll | dlm << 8; in default_serial_dl_read()
347 offset = offset << p->regshift; in hub6_serial_in()
348 outb(p->hub6 - 1 + offset, p->iobase); in hub6_serial_in()
349 return inb(p->iobase + 1); in hub6_serial_in()
[all …]
/linux-6.8/drivers/firmware/xilinx/
Dzynqmp.c1 // SPDX-License-Identifier: GPL-2.0
5 * Copyright (C) 2014-2022 Xilinx, Inc.
13 #include <linux/arm-smccc.h>
26 #include <linux/firmware/xlnx-zynqmp.h>
27 #include <linux/firmware/xlnx-event-manager.h>
28 #include "zynqmp-debug.h"
35 /* BOOT_PIN_CTRL- Used to control the mode pins after boot */
37 /* BOOT_PIN_CTRL_MASK- out_val[11:8], out_en[3:0] */
54 * struct zynqmp_devinfo - Structure for Zynqmp device instance
64 * struct pm_api_feature_data - PM API Feature data
[all …]
/linux-6.8/drivers/net/ethernet/cavium/octeon/
Docteon_mgmt.c6 * Copyright (C) 2009-2012 Cavium, Inc
10 #include <linux/dma-mapping.h>
27 #include <asm/octeon/cvmx-mixx-defs.h>
28 #include <asm/octeon/cvmx-agl-defs.h>
162 spin_lock_irqsave(&p->lock, flags); in octeon_mgmt_set_rx_irq()
163 mix_intena.u64 = cvmx_read_csr(p->mix + MIX_INTENA); in octeon_mgmt_set_rx_irq()
165 cvmx_write_csr(p->mix + MIX_INTENA, mix_intena.u64); in octeon_mgmt_set_rx_irq()
166 spin_unlock_irqrestore(&p->lock, flags); in octeon_mgmt_set_rx_irq()
174 spin_lock_irqsave(&p->lock, flags); in octeon_mgmt_set_tx_irq()
175 mix_intena.u64 = cvmx_read_csr(p->mix + MIX_INTENA); in octeon_mgmt_set_tx_irq()
[all …]
/linux-6.8/arch/arm64/boot/dts/qcom/
Dqcm2290.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
8 #include <dt-bindings/clock/qcom,dispcc-qcm2290.h>
9 #include <dt-bindings/clock/qcom,gcc-qcm2290.h>
10 #include <dt-bindings/clock/qcom,rpmcc.h>
11 #include <dt-bindings/dma/qcom-gpi.h>
12 #include <dt-bindings/firmware/qcom,scm.h>
13 #include <dt-bindings/gpio/gpio.h>
14 #include <dt-bindings/interrupt-controller/arm-gic.h>
15 #include <dt-bindings/interconnect/qcom,qcm2290.h>
16 #include <dt-bindings/interconnect/qcom,rpm-icc.h>
[all …]
Dsm6125.dtsi1 // SPDX-License-Identifier: BSD-3-Clause
6 #include <dt-bindings/clock/qcom,dispcc-sm6125.h>
7 #include <dt-bindings/clock/qcom,gcc-sm6125.h>
8 #include <dt-bindings/clock/qcom,rpmcc.h>
9 #include <dt-bindings/dma/qcom-gpi.h>
10 #include <dt-bindings/gpio/gpio.h>
11 #include <dt-bindings/interrupt-controller/arm-gic.h>
12 #include <dt-bindings/power/qcom-rpmpd.h>
15 interrupt-parent = <&intc>;
16 #address-cells = <2>;
[all …]
/linux-6.8/arch/arm64/boot/dts/socionext/
Duniphier-pxs3.dtsi1 // SPDX-License-Identifier: GPL-2.0+ OR MIT
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/gpio/uniphier-gpio.h>
10 #include <dt-bindings/interrupt-controller/arm-gic.h>
11 #include <dt-bindings/thermal/thermal.h>
14 compatible = "socionext,uniphier-pxs3";
15 #address-cells = <2>;
16 #size-cells = <2>;
17 interrupt-parent = <&gic>;
20 #address-cells = <2>;
[all …]
Duniphier-ld20.dtsi1 // SPDX-License-Identifier: GPL-2.0+ OR MIT
5 // Copyright (C) 2015-2016 Socionext Inc.
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/gpio/uniphier-gpio.h>
10 #include <dt-bindings/interrupt-controller/arm-gic.h>
11 #include <dt-bindings/thermal/thermal.h>
14 compatible = "socionext,uniphier-ld20";
15 #address-cells = <2>;
16 #size-cells = <2>;
17 interrupt-parent = <&gic>;
[all …]
/linux-6.8/drivers/gpu/drm/amd/pm/powerplay/smumgr/
Dci_smumgr.c100 return -EINVAL; in ci_set_smc_sram_address()
103 cgs_write_register(hwmgr->device, mmSMC_IND_INDEX_0, smc_addr); in ci_set_smc_sram_address()
104 PHM_WRITE_FIELD(hwmgr->device, SMC_IND_ACCESS_CNTL, AUTO_INCREMENT_IND_0, 0); in ci_set_smc_sram_address()
120 return -EINVAL; in ci_copy_bytes_to_smc()
134 cgs_write_register(hwmgr->device, mmSMC_IND_DATA_0, data); in ci_copy_bytes_to_smc()
137 byte_count -= 4; in ci_copy_bytes_to_smc()
151 original_data = cgs_read_register(hwmgr->device, mmSMC_IND_DATA_0); in ci_copy_bytes_to_smc()
153 extra_shift = 8 * (4 - byte_count); in ci_copy_bytes_to_smc()
158 byte_count--; in ci_copy_bytes_to_smc()
170 cgs_write_register(hwmgr->device, mmSMC_IND_DATA_0, data); in ci_copy_bytes_to_smc()
[all …]
Dtonga_smumgr.c102 PHM_WRITE_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, in tonga_start_in_protection_mode()
110 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, in tonga_start_in_protection_mode()
114 PHM_WRITE_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, in tonga_start_in_protection_mode()
117 /* De-assert reset */ in tonga_start_in_protection_mode()
118 PHM_WRITE_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, in tonga_start_in_protection_mode()
122 PHM_WRITE_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, in tonga_start_in_protection_mode()
126 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, in tonga_start_in_protection_mode()
142 if (1 != PHM_READ_VFPF_INDIRECT_FIELD(hwmgr->device, in tonga_start_in_protection_mode()
145 return -EINVAL; in tonga_start_in_protection_mode()
164 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, in tonga_start_in_non_protection_mode()
[all …]
/linux-6.8/arch/arm/mach-tegra/
Dsleep-tegra30.S1 /* SPDX-License-Identifier: GPL-2.0-only */
11 #include <asm/asm-offsets.h>
81 .arch armv7-a
192 * Puts the current CPU in wait-for-event mode on the flow controller
193 * and powergates it -- flags (in R0) indicate the request type.
196 * corrupts r0-r4, r10-r12
293 * CPU power-gating process, to avoid loading from SDRAM which
294 * are not supported once SDRAM is put into self-refresh.
296 * disabled before putting SDRAM into self-refresh to avoid
356 * self-refresh, PLLC, PLLM and PLLP reenabled, CPU running on PLLX,
[all …]

123