Home
last modified time | relevance | path

Searched +full:display +full:- +full:hub (Results 1 – 25 of 84) sorted by relevance

1234

/linux/Documentation/devicetree/bindings/display/tegra/
H A Dnvidia,tegra186-display.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/display/tegra/nvidia,tegra186-display.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: NVIDIA Tegra186 (and later) Display Hub
10 - Thierry Reding <thierry.reding@gmail.com>
11 - Jon Hunter <jonathanh@nvidia.com>
15 pattern: "^display-hub@[0-9a-f]+$"
19 - nvidia,tegra186-display
20 - nvidia,tegra194-display
[all …]
/linux/arch/arm/boot/dts/st/
H A Dstm32mp15xx-dhcom-drc02.dtsi1 // SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause
6 #include <dt-bindings/input/input.h>
7 #include <dt-bindings/pwm/pwm.h>
24 rs485-rx-en-hog {
25 gpio-hog;
27 output-low;
28 line-name = "rs485-rx-en";
33 gpio-line-names = "", "", "", "",
34 "", "", "DHCOM-B", "",
35 "", "", "", "DRC02-Out1",
[all …]
/linux/Documentation/gpu/amdgpu/display/
H A Ddc-glossary.rst5 On this page, we try to keep track of acronyms related to the display
7 'Documentation/gpu/amdgpu/amdgpu-glossary.rst'; if you cannot find it anywhere,
19 Application-Specific Integrated Circuit
37 * DISPCLK: Display Clock
39 * DCFCLK: Display Controller Fabric Clock
49 Cathode Ray Tube Controller - commonly called "Controller" - Generates
56 Display Abstraction layer
59 Display Core
62 Display Controller
68 Display Controller Engine
[all …]
H A Ddcn-overview.rst4 Display Core Next (DCN)
7 To equip our readers with the basic knowledge of how AMD Display Core Next
12 .. kernel-figure:: dc_pipeline_overview.svg
17 * **Display Controller Hub (DCHUB)**: This is the gateway between the Scalable
21 * **Display Pipe and Plane (DPP)**: This block provides pre-blend pixel
26 multiple planes, using global or per-pixel alpha.
29 the display.
34 * **Display Output (DIO)**: Codify the output to the display connected to our
37 * **Display Writeback (DWB)**: It provides the ability to write the output of
38 the display pipe back to memory as video frames.
[all …]
/linux/arch/arm64/boot/dts/freescale/
H A Dimx8mp-verdin-dahlia.dtsi1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
7 native-hdmi-connector {
8 compatible = "hdmi-connector";
14 remote-endpoint = <&hdmi_tx_out>;
20 compatible = "simple-audio-card";
21 simple-audio-card,bitclock-master = <&codec_dai>;
22 simple-audio-card,format = "i2s";
23 simple-audio-card,frame-master = <&codec_dai>;
24 simple-audio-card,mclk-fs = <256>;
25 simple-audio-card,name = "verdin-wm8904";
[all …]
H A Dimx8mm-verdin-dahlia.dtsi1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
7 sound_card: sound-card {
8 compatible = "simple-audio-card";
9 simple-audio-card,bitclock-master = <&dailink_master>;
10 simple-audio-card,format = "i2s";
11 simple-audio-card,frame-master = <&dailink_master>;
12 simple-audio-card,mclk-fs = <256>;
13 simple-audio-card,name = "verdin-wm8904";
14 simple-audio-card,routing =
21 simple-audio-card,widgets =
[all …]
H A Dimx8-apalis-eval.dtsi1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
12 reg_usb_host_vbus: regulator-usb-host-vbus {
13 regulator-name = "VCC USBH2(ABCD) / USBH(3|4)";
33 /* TODO: Display Controller */
137 /* TODO: Apalis USBH2, Apalis USBH3 and on-module Wi-Fi via on-module HSIC Hub */
H A Dimx8mp-tqma8mpql-mba8mp-ras314.dts1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
3 * Copyright (c) 2023-2024 TQ-Systems GmbH <linux@ew.tq-group.com>,
4 * D-82229 Seefeld, Germany.
9 /dts-v1/;
11 #include <dt-bindings/leds/common.h>
12 #include <dt-bindings/net/ti-dp83867.h>
13 #include <dt-bindings/phy/phy-imx8-pcie.h>
14 #include <dt-bindings/pwm/pwm.h>
15 #include "imx8mp-tqma8mpql.dtsi"
18 model = "TQ-Systems i.MX8MPlus TQMa8MPxL on MBa8MP-RAS314";
[all …]
H A Dimx8mp-data-modul-edm-sbc.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
8 #include <dt-bindings/net/qca-ar803x.h>
9 #include <dt-bindings/phy/phy-imx8-pcie.h>
14 compatible = "dmo,imx8mp-data-modul-edm-sbc", "fsl,imx8mp";
22 stdout-path = &uart3;
32 compatible = "pwm-backlight";
33 pinctrl-names = "default";
34 pinctrl-0 = <&pinctrl_panel_backlight>;
35 brightness-levels = <0 1 10 20 30 40 50 60 70 75 80 90 100>;
[all …]
H A Dimx8mp-tqma8mpql-mba8mpxl.dts1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
3 * Copyright 2021-2022 TQ-Systems GmbH
4 * Author: Alexander Stein <alexander.stein@tq-group.com>
7 /dts-v1/;
9 #include <dt-bindings/leds/common.h>
10 #include <dt-bindings/net/ti-dp83867.h>
11 #include <dt-bindings/phy/phy-imx8-pcie.h>
12 #include <dt-bindings/pwm/pwm.h>
13 #include "imx8mp-tqma8mpql.dtsi"
16 model = "TQ-Systems i.MX8MPlus TQMa8MPxL on MBa8MPxL";
[all …]
H A Dimx8mm-data-modul-edm-sbc.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
8 #include <dt-bindings/net/qca-ar803x.h>
9 #include <dt-bindings/phy/phy-imx8-pcie.h>
14 compatible = "dmo,imx8mm-data-modul-edm-sbc", "fsl,imx8mm";
22 stdout-path = &uart3;
32 compatible = "pwm-backlight";
33 pinctrl-names = "default";
34 pinctrl-0 = <&pinctrl_panel_backlight>;
35 brightness-levels = <0 1 10 20 30 40 50 60 70 75 80 90 100>;
[all …]
H A Dmba8mx.dtsi1 // SPDX-License-Identifier: (GPL-2.0-or-later OR MIT)
3 * Copyright 2020-2021 TQ-Systems GmbH
6 #include <dt-bindings/net/ti-dp83867.h>
8 /* TQ-Systems GmbH MBa8Mx baseboard */
12 compatible = "pwm-backlight";
14 brightness-levels = <0 4 8 16 32 64 128 255>;
15 default-brightness-level = <7>;
16 power-supply = <&reg_12v>;
17 enable-gpios = <&expander2 2 GPIO_ACTIVE_HIGH>;
22 compatible = "pwm-beeper";
[all …]
/linux/drivers/gpu/drm/amd/display/amdgpu_dm/
H A Damdgpu_dm_hdcp.h51 struct mod_hdcp_display display; member
55 /* when display is unplugged from mst hub, connctor will be
59 * amdgpu_dm_atomic_commit_tail. if the same display is
60 * plugged back with same display index, its hdcp properties
63 /* un-desired, desired, enabled */
/linux/drivers/platform/surface/aggregator/
H A Dcore.c1 // SPDX-License-Identifier: GPL-2.0+
3 * Surface Serial Hub (SSH) driver for communication with the Surface/System
6 * Provides access to a SAM-over-SSH connected EC via a controller device.
10 * Copyright (C) 2019-2022 Maximilian Luz <luzmaximilian@gmail.com>
37 /* -- Static controller reference. ------------------------------------------ */
47 * ssam_get_controller() - Get reference to SSAM controller.
65 if (WARN_ON(!kref_get_unless_zero(&ctrl->kref))) in ssam_get_controller()
75 * ssam_try_set_controller() - Try to set the main controller reference.
81 * Return: Returns zero on success or %-EEXIST if the reference has already
92 status = -EEXIST; in ssam_try_set_controller()
[all …]
/linux/Documentation/driver-api/surface_aggregator/
H A Doverview.rst1 .. SPDX-License-Identifier: GPL-2.0+
10 its responsibilities and feature-set have since been expanded significantly
23 sensors (e.g. skin temperature) and cooling/performance-mode setting to the
26 display part from the keyboard part of the device), on the Surface Laptop 1
36 SAN), translating ACPI generic serial bus write-/read-accesses to SAM
40 harder to discover and requiring us to hard-code a sort of device registry.
50 communicate via HID, specifically using a HID-over-I2C device, whereas on
53 refer to the serial device and its driver as Surface Serial Hub (SSH). When
55 SAM-over-SSH and SAM-over-HID.
57 Currently, this subsystem only supports SAM-over-SSH. The SSH communication
[all …]
/linux/Documentation/gpu/amdgpu/
H A Ddebugging.rst18 `vm_fault_stop` - If non-0, halt the GPU memory controller on a GPU page fault.
20 `vm_update_mode` - If non-0, use the CPU to update GPU page tables rather than
33 …[gfxhub0] no-retry page fault (src_id:0 ring:24 vmid:3 pasid:32777, for process glxinfo pid 2424 t…
43 First you have the memory hub, gfxhub and mmhub. gfxhub is the memory
44 hub used for graphics, compute, and sdma on some chips. mmhub is the
45 memory hub used for multi-media and sdma on some chips.
48 caused by the kernel driver or firmware. If the vmid is non-0, it is generally
58 - CB/DB: The color/depth backend of the graphics pipe
59 - CPF: Command Processor Frontend
60 - CPC: Command Processor Compute
[all …]
H A Damdgpu-glossary.rst6 we have a dedicated glossary for Display Core at
7 'Documentation/gpu/amdgpu/display/dc-glossary.rst'.
138 Multi-Media HUB
147 Pre-Fetch Parser (Graphics)
150 PowerPlay Library - PowerPlay is the power management component.
160 much meaning today. It's a group of general-purpose helper engines for
161 the GFX block. It's involved in GFX power management and SR-IOV, among
174 Scalar General-Purpose Registers
225 Vector General-Purpose Registers
/linux/drivers/gpu/drm/tegra/
H A Ddrm.c1 // SPDX-License-Identifier: GPL-2.0-only
4 * Copyright (C) 2012-2016 NVIDIA CORPORATION. All rights reserved.
28 #include <asm/dma-iommu.h>
76 struct drm_device *drm = old_state->dev; in tegra_atomic_commit_tail()
77 struct tegra_drm *tegra = drm->dev_private; in tegra_atomic_commit_tail()
79 if (tegra->hub) { in tegra_atomic_commit_tail()
108 return -ENOMEM; in tegra_drm_open()
110 idr_init_base(&fpriv->legacy_contexts, 1); in tegra_drm_open()
111 xa_init_flags(&fpriv->contexts, XA_FLAGS_ALLOC1); in tegra_drm_open()
112 xa_init(&fpriv->syncpoints); in tegra_drm_open()
[all …]
/linux/Documentation/devicetree/bindings/display/msm/
H A Dgmu.yaml1 # SPDX-License-Identifier: GPL-2.0-only
2 # Copyright 2019-2020, The Linux Foundation, All Rights Reserved
4 ---
6 $id: http://devicetree.org/schemas/display/msm/gmu.yaml#
7 $schema: http://devicetree.org/meta-schemas/core.yaml#
12 - Rob Clark <robdclark@gmail.com>
16 to members of the Adreno A6xx GPU family. The GMU provides on-device power
23 - items:
24 - pattern: '^qcom,adreno-gmu-[67][0-9][0-9]\.[0-9]$'
25 - const: qcom,adreno-gmu
[all …]
/linux/drivers/platform/surface/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
3 # Microsoft Surface Platform-Specific Drivers
7 bool "Microsoft Surface Platform-Specific Device Drivers"
11 Say Y here to get to see options for platform-specific device drivers
29 be called surface3-wmi.
47 on 5th- and 6th-generation Microsoft Surface devices (including
55 thermal sensor access, and real-time clock information, depending on
59 tristate "Surface System Aggregator Module User-Space Interface"
62 Provides a misc-device interface to the Surface System Aggregator
67 the SSAM controller. Said client device manages a misc-device
[all …]
/linux/drivers/usb/core/
H A Dquirks.c1 // SPDX-License-Identifier: GPL-2.0
6 * Copyright (c) 2007 Greg Kroah-Hartman <gregkh@suse.de>
38 return -ENOMEM; in quirks_param_set()
70 return -ENOMEM; in quirks_param_set()
193 /* CBM - Flash disk */
220 /* Microsoft LifeCam-VX700 v2.0 */
226 /* Cherry Stream G230 2.0 (G85-231) and 3.0 (G85-232) */
233 /* Logitech HD Pro Webcams C920, C920-C, C922, C925e and C930e */
268 /* Logitech Harmony 700-series */
294 /* Samsung Android phone modem - ID conflict with SPH-I500 */
[all …]
H A Ddevices.c1 // SPDX-License-Identifier: GPL-2.0+
16 * reason -- maybe it's just too deep of a directory structure.
24 * this in any plug-and-play environment.)
26 * 1999-12-16: Thomas Sailer <sailer@ife.ee.ethz.ch>
32 * 2000-01-04: Thomas Sailer <sailer@ife.ee.ethz.ch>
34 * 2000-07-05: Ashley Montanaro <ashley@compsoc.man.ac.uk>
55 "\nT: Bus=%2.2d Lev=%2.2d Prnt=%2.2d Port=%2.2d Cnt=%2.2d Dev#=%3d Spd=%-4s MxCh=%2d\n";
77 "D: Ver=%2x.%02x Cls=%02x(%-5s) Sub=%02x Prot=%02x MxPS=%2d #Cfgs=%3d\n";
89 "A: FirstIf#=%2d IfCount=%2d Cls=%02x(%-5s) Sub=%02x Prot=%02x\n";
93 "I:%c If#=%2d Alt=%2d #EPs=%2d Cls=%02x(%-5s) Sub=%02x Prot=%02x Driver=%s\n";
[all …]
/linux/arch/x86/kernel/apic/
H A Dx2apic_uv_x.c9 * Copyright (C) 2007-2014 Silicon Graphics, Inc. All rights reserved.
132 uv_cpuid.pnode_mask = (1 << uv_cpuid.n_skt) - 1; in early_get_pnodeid()
140 /* Running on a UV Hubbed system, determine which UV Hub Type it is */
150 * All blades/nodes have the same part # and hub revision. in early_set_hub_type()
166 + UV4_HUB_REVISION_BASE - 1; in early_set_hub_type()
182 + UV2_HUB_REVISION_BASE - 1; in early_set_hub_type()
253 uv_cpuid.apicid_mask = (~(-1 << sid_shift)); in early_get_apic_socketid_shift()
276 for (i = 0; st->entry[i].type != UV_SYSTAB_TYPE_UNUSED; i++) { in early_find_archtype()
277 unsigned long ptr = st->entry[i].offset; in early_find_archtype()
282 if (st->entry[i].type == UV_SYSTAB_TYPE_ARCH_TYPE) in early_find_archtype()
[all …]
/linux/drivers/gpu/drm/nouveau/nvkm/engine/fifo/
H A Dgp100.c35 nvkm_wo32(memory, offset + 0, chan->id | chan->runq << 14); in gp100_runl_insert_chan()
36 nvkm_wo32(memory, offset + 4, chan->inst->addr >> 12); in gp100_runl_insert_chan()
57 { 0x01, "DISPLAY" },
92 struct nvkm_device *device = fifo->engine.subdev.device; in gp100_fifo_intr_mmu_fault_unit()
105 info.hub = (type & 0x00100000) >> 20; in gp100_fifo_intr_mmu_fault_unit()
H A Dgm107.c48 nvkm_wo32(memory, offset + 0, chan->id); in gm107_runl_insert_chan()
49 nvkm_wo32(memory, offset + 4, chan->inst->addr >> 12); in gm107_runl_insert_chan()
69 { 0x01, "DISPLAY" },
103 struct nvkm_device *device = fifo->engine.subdev.device; in gm107_fifo_intr_mmu_fault_unit()
118 info.hub = (type & 0x00000040) >> 6; in gm107_fifo_intr_mmu_fault_unit()

1234