Searched full:ddr52 (Results 1 – 14 of 14) sorted by relevance
| /linux-5.10/Documentation/devicetree/bindings/mmc/ |
| D | sdhci-am654.yaml | 99 ti,otap-del-sel-ddr52:
100 description: Output tap delay for eMMC DDR52 timing
151 ti,itap-del-sel-ddr52:
152 description: Input tap delay for MMC DDR52 timing
211 ti,otap-del-sel-ddr52 = <0x5>;
216 ti,itap-del-sel-ddr52 = <0x3>;
|
| D | sdhci-sprd.txt | 38 - sprd,phy-delay-mmc-ddr52: Delay value for MMC DDR52 timing.
|
| D | mmc-controller.yaml | 339 "^clk-phase-(legacy|sd-hs|mmc-(hs|hs[24]00|ddr52)|uhs-(sdr(12|25|50|104)|ddr50))$":
|
| /linux-5.10/drivers/mmc/host/ |
| D | dw_mmc-k3.c | 85 {0}, /* 8: DDR52 */
97 {0}, /* 8: DDR52 */
|
| D | sdhci_am654.c | 129 [MMC_TIMING_MMC_DDR52] = {"ti,otap-del-sel-ddr52",
130 "ti,itap-del-sel-ddr52",
|
| D | dw_mmc-rockchip.c | 44 * DDR52 8-bit mode. in dw_mci_rk3288_set_ios()
|
| D | sdhci-sprd.c | 96 { "sprd,phy-delay-mmc-ddr52", MMC_TIMING_MMC_DDR52, },
|
| D | sdhci-acpi.c | 573 * HS400->DDR52->HS->HS200->Perform Tuning->HS->HS400
|
| D | sunxi-mmc.c | 778 * We currently only support the standard MMC DDR52 mode. in sunxi_mmc_clk_set_rate()
|
| D | sdhci-of-arasan.c | 1072 "clk-phase-mmc-ddr52"); in arasan_dt_parse_clk_phases()
|
| /linux-5.10/drivers/mmc/core/ |
| D | debugfs.c | 144 str = "mmc DDR52"; in mmc_ios_show()
|
| /linux-5.10/arch/arm64/boot/dts/sprd/ |
| D | whale2.dtsi | 148 sprd,phy-delay-mmc-ddr52 = <0x3f 0x75 0x14 0x14>;
|
| /linux-5.10/arch/arm64/boot/dts/ti/ |
| D | k3-am65-main.dtsi | 277 ti,otap-del-sel-ddr52 = <0x5>;
299 ti,otap-del-sel-ddr52 = <0x4>;
|
| D | k3-j7200-main.dtsi | 392 ti,otap-del-sel-ddr52 = <0x6>;
|