| /linux/tools/perf/pmu-events/arch/arm64/fujitsu/monaka/ ! |
| H A D | stall.json | 4 …"BriefDescription": "This event counts every cycle counted by the CPU_CYCLES event on that no oper…
8 …"BriefDescription": "This event counts every cycle counted by the CPU_CYCLES event on that no oper…
32 …"BriefDescription": "This event counts every cycle counted by STALL_FRONTEND when no instructions …
36 …"BriefDescription": "This event counts every cycle counted by STALL_FRONTEND_MEMBOUND when there i…
40 …"BriefDescription": "This event counts every cycle counted by STALL_FRONTEND_MEMBOUND when there i…
44 …"BriefDescription": "This event counts every cycle counted by STALL_FRONTEND_MEMBOUND when there i…
48 …"BriefDescription": "This event counts every cycle counted by STALL_FRONTEND when the frontend is …
52 …"BriefDescription": "This event counts every cycle counted by STALL_FRONTEND_CPUBOUND when the fro…
56 …"BriefDescription": "This event counts every cycle counted by STALL_FRONTEND_CPUBOUND when the fro…
60 …"BriefDescription": "This event counts every cycle counted by STALL_FRONTEND_CPUBOUND when operati…
[all …]
|
| H A D | l1d_cache.json | 83 …"BriefDescription": "This event counts demand read counted by L1D_CACHE_RD that hits in the Level …
87 …"BriefDescription": "This event counts demand write counted by L1D_CACHE_WR that hits in the Level…
91 …"BriefDescription": "This event counts access counted by L1D_CACHE that hits in the Level 1 data c…
95 …"BriefDescription": "This event counts demand access counted by L1D_CACHE_HIT_RD that hits a cache…
99 …"BriefDescription": "This event counts demand access counted by L1D_CACHE_HIT_WR that hits a cache…
111 …"BriefDescription": "This counter counts by the number of cache refills counted by L1D_CACHE_REFIL…
|
| H A D | l2_cache.json | 130 …"BriefDescription": "This event counts demand read counted by L2D_CACHE_RD that hits in the Level …
134 …"BriefDescription": "This event counts demand write counted by L2D_CACHE_WR that hits in the Level…
138 …"BriefDescription": "This event counts access counted by L2D_CACHE that hits in the Level 2 cache."
142 …"BriefDescription": "This event counts demand access counted by L2D_CACHE_HIT_RD that hits a recen…
146 …"BriefDescription": "This event counts demand access counted by L2D_CACHE_HIT_WR that hits a recen…
158 …"BriefDescription": "This counter counts by the number of cache refills counted by L2D_CACHE_REFIL…
|
| H A D | l1i_cache.json | 34 …"BriefDescription": "This event counts demand fetch counted by L1I_CACHE_DM_RD that hits in the Le…
38 …"BriefDescription": "This event counts access counted by L1I_CACHE that hits in the Level 1 instru…
42 …"BriefDescription": "This event counts demand access counted by L1I_CACHE_HIT_RD that hits a cache…
50 …"BriefDescription": "This counter counts by the number of cache refills counted by L1I_CACHE_REFIL…
|
| H A D | sve.json | 140 …"BriefDescription": "This event counts architecturally executed operation counted by SVE_MOVPRFX_S…
144 …"BriefDescription": "This event counts architecturally executed operation counted by SVE_MOVPRFX_S…
224 … counter is incremented by 8, or by 16 for operations that would also be counted by SVE_FP_FMA_SPE…
228 …r operations, and by twice those amounts for operations that would also be counted by FP_FMA_SPEC."
232 …t counter is incremented by 4, or by 8 for operations that would also be counted by SVE_FP_FMA_SPE…
236 …r operations, and by twice those amounts for operations that would also be counted by FP_FMA_SPEC."
240 …t counter is incremented by 2, or by 4 for operations that would also be counted by SVE_FP_FMA_SPE…
244 …r operations, and by twice those amounts for operations that would also be counted by FP_FMA_SPEC."
|
| H A D | tlb.json | 332 …"BriefDescription": "This event counts translation table walk counted by DTLB_WALK where the resul…
336 …"BriefDescription": "This event counts translation table walk counted by ITLB_WALK where the resul…
340 …"BriefDescription": "This event counts translation table walk counted by DTLB_WALK where the resul…
344 …"BriefDescription": "This event counts translation table walk counted by ITLB_WALK where the resul…
348 …"BriefDescription": "This event counts translation table walk counted by DTLB_WALK where the resul…
352 …"BriefDescription": "This event counts translation table walk counted by ITLB_WALK where the resul…
356 …"BriefDescription": "This event counts translation table walk counted by DTLB_WALK where the resul…
360 …"BriefDescription": "This event counts translation table walk counted by ITLB_WALK where the resul…
|
| /linux/tools/perf/pmu-events/arch/arm64/arm/neoverse-v3/ ! |
| H A D | tlb.json | 28 …counted even if the translation ended up taking a translation fault for reasons different than EPD…
32 …counted even if the translation ended up taking a translation fault for reasons different than EPD…
92 …d performing an update of a translation table entry. Memory accesses are counted even if the trans…
96 …d performing an update of a translation table entry. Memory accesses are counted even if the trans…
100 … and performing a read of a translation table entry. Memory accesses are counted even if the trans…
104 … and performing a read of a translation table entry. Memory accesses are counted even if the trans…
108 …counted, as the page size would be undefined in that case. If DTLB_WALK_BLOCK is implemented, then…
112 …counted, as the page size would be undefined in that case. In this family, this is equal to ITLB_W…
116 …counted, as the page size would be undefined in that case. If DTLB_WALK_PAGE event is implemented,…
120 …counted, as the page size would be undefined in that case. In this family, this is equal to ITLB_W…
[all …]
|
| H A D | retired.json | 24 …EL1 that are redirected to TTBR0/1_EL2, or accesses to TTBR0/1_EL12, are counted. TTBRn registers …
28 … also counted. Note that exception generating instructions, exception return instructions and cont…
32 …"PublicDescription": "Counts branches counted by BR_RETIRED which were mispredicted and caused a p…
92 …"PublicDescription": "Counts branch instructions counted by BR_RETIRED which were correctly predic…
|
| H A D | l1i_cache.json | 4 …may include accessing multiple instructions, but the single cache line allocation is counted once."
8 …truction cache. Instruction cache accesses caused by cache maintenance operations are not counted."
28 …may include accessing multiple instructions, but the single cache line allocation is counted once."
44 …truction cache. Instruction cache accesses caused by cache maintenance operations are not counted."
|
| H A D | bus.json | 4 …rnal bus, including snoop requests and snoop responses. Each beat of data is counted individually."
12 …unts memory read transactions seen on the external bus. Each beat of data is counted individually."
16 …nts memory write transactions seen on the external bus. Each beat of data is counted individually."
|
| H A D | l2_cache.json | 12 …ta outside the CPU and snoops which return data from an L1 cache are not counted. Data would not b…
24 …ption": "Counts refills for memory accesses due to memory read operation counted by L2D_CACHE_RD. …
28 …tion": "Counts refills for memory accesses due to memory write operation counted by L2D_CACHE_WR. …
72 …es generated as a result of software preload or prefetch instructions as counted by L2D_CACHE_PRFM…
|
| /linux/tools/perf/pmu-events/arch/arm64/arm/neoverse-n3/ ! |
| H A D | tlb.json | 28 …counted even if the translation ended up taking a translation fault for reasons different than EPD…
32 …counted even if the translation ended up taking a translation fault for reasons different than EPD…
44 …d performing an update of a translation table entry. Memory accesses are counted even if the trans…
48 …d performing an update of a translation table entry. Memory accesses are counted even if the trans…
52 … and performing a read of a translation table entry. Memory accesses are counted even if the trans…
56 … and performing a read of a translation table entry. Memory accesses are counted even if the trans…
60 …counted, as the page size would be undefined in that case. If DTLB_WALK_BLOCK is implemented, then…
64 …counted, as the page size would be undefined in that case. In this family, this is equal to ITLB_W…
68 …counted, as the page size would be undefined in that case. If DTLB_WALK_PAGE event is implemented,…
72 …counted, as the page size would be undefined in that case. In this family, this is equal to ITLB_W…
|
| H A D | retired.json | 28 …EL1 that are redirected to TTBR0/1_EL2, or accesses to TTBR0/1_EL12, are counted. TTBRn registers …
32 … also counted. Note that exception generating instructions, exception return instructions and cont…
36 …"PublicDescription": "Counts branches counted by BR_RETIRED which were mispredicted and caused a p…
84 …"PublicDescription": "Counts branch instructions counted by BR_RETIRED which were correctly predic…
|
| H A D | bus.json | 4 …rnal bus, including snoop requests and snoop responses. Each beat of data is counted individually."
12 …unts memory read transactions seen on the external bus. Each beat of data is counted individually."
16 …nts memory write transactions seen on the external bus. Each beat of data is counted individually."
|
| /linux/tools/perf/pmu-events/arch/powerpc/power10/ ! |
| H A D | others.json | 20 …e L1 cache was reloaded with a line that fulfills a demand miss request. Counted at reload time, b…
45 …es not hit in the L1 and crosses the 32 byte boundary and is launched NTC. Counted at finish time."
50 …es not hit in the L1 and crosses the 32 byte boundary and is launched NTC. Counted at finish time."
55 …e instruction. This only includes stores that cross the 128 byte boundary. Counted at finish time."
60 …e instruction. This only includes stores that cross the 128 byte boundary. Counted at finish time."
|
| /linux/tools/perf/pmu-events/arch/arm64/arm/cortex-a75/ ! |
| H A D | mmu.json | 9 …f a Stage 1 translation table walk handled by the MMU. This event is not counted when it is access…
12 …f a Stage 1 translation table walk handled by the MMU. This event is not counted when it is access…
15 …f a Stage 2 translation table walk handled by the MMU. This event is not counted when it is access…
18 …f a Stage 2 translation table walk handled by the MMU. This event is not counted when it is access…
|
| /linux/tools/perf/pmu-events/arch/arm64/arm/neoverse-n2-v2/ ! |
| H A D | retired.json | 16 …EL1 that are redirected to TTBR0/1_EL2, or accesses to TTBR0/1_EL12, are counted. TTBRn registers …
20 … also counted. Note that exception generating instructions, exception return instructions and cont…
24 …"PublicDescription": "Counts branches counted by BR_RETIRED which were mispredicted and caused a p…
|
| H A D | bus.json | 4 …rnal bus, including snoop requests and snoop responses. Each beat of data is counted individually."
12 …unts memory read transactions seen on the external bus. Each beat of data is counted individually."
16 …nts memory write transactions seen on the external bus. Each beat of data is counted individually."
|
| /linux/tools/lib/perf/include/internal/ ! |
| H A D | rc_check.h | 24 * counted structs. It leverages address and leak sanitizers to make sure gets
36 /* Declare a reference counted struct variable. */
41 * reference counted struct.
70 /* Declare a reference counted struct variable. */
75 * reference counted struct.
|
| /linux/tools/perf/pmu-events/arch/arm64/arm/neoverse-v1/ ! |
| H A D | bus.json | 4 …rnal bus, including snoop requests and snoop responses. Each beat of data is counted individually."
12 …unts memory read transactions seen on the external bus. Each beat of data is counted individually."
16 …nts memory write transactions seen on the external bus. Each beat of data is counted individually."
|
| H A D | retired.json | 16 …EL1 that are redirected to TTBR0/1_EL2, or accesses to TTBR0/1_EL12, are counted. TTBRn registers …
20 …whether the branch is taken or not. Instructions that explicitly write to the PC are also counted."
24 …"PublicDescription": "Counts branches counted by BR_RETIRED which were mispredicted and caused a p…
|
| /linux/tools/perf/pmu-events/arch/arm64/arm/neoverse-n1/ ! |
| H A D | bus.json | 4 …rnal bus, including snoop requests and snoop responses. Each beat of data is counted individually."
12 …unts memory read transactions seen on the external bus. Each beat of data is counted individually."
16 …nts memory write transactions seen on the external bus. Each beat of data is counted individually."
|
| H A D | retired.json | 16 …EL1 that are redirected to TTBR0/1_EL2, or accesses to TTBR0/1_EL12, are counted. TTBRn registers …
20 …whether the branch is taken or not. Instructions that explicitly write to the PC are also counted."
24 …"PublicDescription": "Counts branches counted by BR_RETIRED which were mispredicted and caused a p…
|
| /linux/tools/perf/pmu-events/arch/arm64/arm/cortex-a55/ ! |
| H A D | cache.json | 105 …refetches cause an allocation. If so, only hardware prefetches should be counted, regardless of wh…
108 …refetches cause an allocation. If so, only hardware prefetches should be counted, regardless of wh…
171 …agewalk needs to make multiple accesses to the IPA cache, each access is counted. +//0 If stage 2 …
174 …agewalk needs to make multiple accesses to the IPA cache, each access is counted. +//0 If stage 2 …
177 …multiple accesses to the IPA cache, each access which causes a refill is counted. +//0 If stage 2 …
180 …multiple accesses to the IPA cache, each access which causes a refill is counted. +//0 If stage 2 …
|
| /linux/Documentation/userspace-api/media/dvb/ ! |
| H A D | frontend-stat-properties.rst | 116 - ``FE_SCALE_COUNTER`` - Number of error bits counted before the inner
144 - ``FE_SCALE_COUNTER`` - Number of bits counted while measuring
173 - ``FE_SCALE_COUNTER`` - Number of error bits counted after the inner
201 - ``FE_SCALE_COUNTER`` - Number of bits counted while measuring
222 - ``FE_SCALE_COUNTER`` - Number of error blocks counted after the outer
244 - ``FE_SCALE_COUNTER`` - Number of blocks counted while measuring
|