Searched full:core0 (Results 1 – 25 of 172) sorted by relevance
1234567
| /linux-6.8/drivers/remoteproc/ |
| D | ti_k3_r5_remoteproc.c | 430 * The Single-CPU mode on applicable SoCs (eg: AM64x) only uses Core0 to
433 * private to each core. Only Core0 needs to be unhalted for running the
500 * both cores, but with only Core0 unhalted. This function re-uses the same
529 * mode requires the boot vector to be configured only for Core0, and then
531 * first followed by Core0. The Split-mode requires that Core0 to be maintained
533 * always only after Core0 is started).
535 * The Single-CPU mode on applicable SoCs (eg: AM64x) only uses Core0 to execute
536 * code, so only Core0 needs to be unhalted. The function uses the same logic
595 * performed first on Core0 followed by Core1. The Split-mode requires that
596 * Core0 to be maintained always in a higher power state that Core1 (implying
[all …]
|
| /linux-6.8/arch/powerpc/boot/dts/fsl/ |
| D | p1020rdb-pc_camp_core0.dts | 3 * P1020 RDB-PC Core0 Device Tree Source in CAMP mode.
7 * This dts file allows core0 to have memory, l2, i2c, spi, gpio, tdm, dma, usb,
10 * Please note to add "-b 0" for core0's dts compiling.
|
| D | mpc8572ds_camp_core0.dts | 3 * MPC8572 DS Core0 Device Tree Source in CAMP mode.
7 * This dts file allows core0 to have memory, l2, i2c, dma1, global-util, eth0,
|
| /linux-6.8/Documentation/devicetree/bindings/gpu/ |
| D | brcm,bcm-v3d.yaml | 27 - description: core0 register (required)
35 - const: core0
71 reg-names = "hub", "core0", "bridge", "gca";
|
| D | arm,mali-bifrost.yaml | 183 - const: core0
206 - const: core0
224 - const: core0
240 - const: core0
|
| /linux-6.8/Documentation/devicetree/bindings/media/ |
| D | qcom,sdm845-venus.yaml | 38 video-core0:
93 - video-core0
116 video-core0 {
|
| D | qcom,sdm845-venus-v2.yaml | 63 video-core0:
91 - video-core0
123 video-core0 {
|
| /linux-6.8/arch/arm64/boot/dts/amd/ |
| D | elba-16core.dtsi | 13 core0 { cpu = <&cpu0>; };
20 core0 { cpu = <&cpu4>; };
27 core0 { cpu = <&cpu8>; };
34 core0 { cpu = <&cpu12>; };
|
| D | amd-seattle-cpus.dtsi | 10 core0 {
18 core0 {
26 core0 {
34 core0 {
|
| /linux-6.8/arch/arm/boot/dts/intel/axm/ |
| D | axm5516-cpus.dtsi | 15 core0 {
29 core0 {
43 core0 {
57 core0 {
|
| /linux-6.8/Documentation/devicetree/bindings/cpu/ |
| D | cpu-topology.txt | 194 core0 {
214 core0 {
236 core0 {
255 core0 {
413 core0 {
428 core0 {
507 core0 {
|
| /linux-6.8/arch/arm64/boot/dts/hisilicon/ |
| D | hip05.dtsi | 27 core0 {
41 core0 {
55 core0 {
69 core0 {
|
| D | hip07.dtsi | 27 core0 {
42 core0 {
57 core0 {
72 core0 {
87 core0 {
102 core0 {
117 core0 {
132 core0 {
147 core0 {
162 core0 {
[all …]
|
| /linux-6.8/arch/arm64/boot/dts/ti/ |
| D | k3-am68-sk-som.dtsi | 158 mbox_mcu_r5fss0_core0: mbox-mcu-r5fss0-core0 {
172 mbox_main_r5fss0_core0: mbox-main-r5fss0-core0 {
186 mbox_main_r5fss1_core0: mbox-main-r5fss1-core0 {
|
| D | k3-am654.dtsi | 16 core0 {
26 core0 {
|
| /linux-6.8/arch/riscv/boot/dts/sophgo/ |
| D | sg2042-cpus.dtsi | 15 core0 {
30 core0 {
45 core0 {
60 core0 {
75 core0 {
90 core0 {
105 core0 {
120 core0 {
135 core0 {
150 core0 {
[all …]
|
| /linux-6.8/arch/arm64/boot/dts/exynos/ |
| D | exynosautov920.dtsi | 58 core0 {
73 core0 {
88 core0 {
|
| /linux-6.8/arch/arm64/boot/dts/amlogic/ |
| D | meson-g12b.dtsi | 18 core0 {
28 core0 {
|
| D | amlogic-t7.dtsi | 20 core0 {
35 core0 {
|
| D | meson-gxm.dtsi | 15 core0 {
30 core0 {
|
| /linux-6.8/sound/soc/intel/skylake/ |
| D | bxt-sst.c | 113 dev_err(ctx->dev, "dsp core0/1 power up failed\n"); in sst_bxt_prepare_fw()
121 /* Step 3: Unset core0 reset state & unstall/run core0 */ in sst_bxt_prepare_fw()
299 "D0i3 allowed when only core0 running:Exit\n"); in bxt_set_dsp_D0i3()
451 dev_err(ctx->dev, "Failed to set core0 to D0 state\n"); in bxt_set_dsp_D0()
|
| /linux-6.8/arch/arm64/boot/dts/apple/ |
| D | t6002.dtsi | 28 core0 {
37 core0 {
52 core0 {
|
| D | t600x-common.dtsi | 20 core0 {
29 core0 {
44 core0 {
|
| /linux-6.8/arch/arm/boot/dts/samsung/ |
| D | exynos5422-cpus.dtsi | 26 core0 {
41 core0 {
|
| D | exynos5420-cpus.dtsi | 27 core0 {
42 core0 {
|
1234567