Home
last modified time | relevance | path

Searched +full:center +full:- +full:supply (Results 1 – 25 of 47) sorted by relevance

12

/linux-6.8/Documentation/devicetree/bindings/clock/
Dti,cdce925.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Alexander Stein <alexander.stein@ew.tq-group.com>
15 - CDCE(L)913: 1-PLL, 3 Outputs https://www.ti.com/product/cdce913
16 - CDCE(L)925: 2-PLL, 5 Outputs https://www.ti.com/product/cdce925
17 - CDCE(L)937: 3-PLL, 7 Outputs https://www.ti.com/product/cdce937
18 - CDCE(L)949: 4-PLL, 9 Outputs https://www.ti.com/product/cdce949
23 - ti,cdce913
24 - ti,cdce925
[all …]
/linux-6.8/arch/arm/boot/dts/ti/davinci/
Dda850-lego-ev3.dts1 // SPDX-License-Identifier: GPL-2.0-only
8 /dts-v1/;
9 #include <dt-bindings/gpio/gpio.h>
10 #include <dt-bindings/input/linux-event-codes.h>
11 #include <dt-bindings/pwm/pwm.h>
32 compatible = "gpio-keys";
34 pinctrl-names = "default";
35 pinctrl-0 = <&button_bias>;
37 center {
38 label = "Center";
[all …]
/linux-6.8/Documentation/devicetree/bindings/memory-controllers/
Drockchip,rk3399-dmc.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/memory-controllers/rockchip,rk3399-dmc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Brian Norris <briannorris@chromium.org>
15 - rockchip,rk3399-dmc
17 devfreq-events:
26 clock-names:
28 - const: dmc_clk
30 operating-points-v2: true
[all …]
/linux-6.8/arch/arm64/boot/dts/qcom/
Dipq9574-rdp-common.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
5 * Copyright (c) 2020-2021 The Linux Foundation. All rights reserved.
6 * Copyright (c) 2023, Qualcomm Innovation Center, Inc. All rights reserved.
9 /dts-v1/;
11 #include <dt-bindings/gpio/gpio.h>
12 #include <dt-bindings/input/input.h>
13 #include <dt-bindings/leds/common.h>
22 stdout-path = "serial0:115200n8";
26 compatible = "regulator-fixed";
27 regulator-min-microvolt = <3300000>;
[all …]
Dsc7280-herobrine-villager-r1.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 * Copyright (c) 2022 Qualcomm Innovation Center, Inc. All rights reserved.
9 #include "sc7280-herobrine-villager.dtsi"
10 #include "sc7280-herobrine-audio-wcd9385.dtsi"
13 vdd-micb-supply = <&pp1800_l2c>;
17 audio-routing =
22 "VA DMIC0", "vdd-micb",
23 "VA DMIC1", "vdd-micb",
24 "VA DMIC2", "vdd-micb",
25 "VA DMIC3", "vdd-micb",
Dsc7280-crd-r3.dts1 // SPDX-License-Identifier: BSD-3-Clause
5 * Copyright (c) 2021 Qualcomm Innovation Center, Inc. All rights reserved.
8 /dts-v1/;
10 #include "sc7280-idp.dtsi"
11 #include "sc7280-idp-ec-h1.dtsi"
14 model = "Qualcomm Technologies, Inc. sc7280 CRD platform (rev3 - 4)";
15 compatible = "qcom,sc7280-crd",
16 "google,hoglin-rev3", "google,hoglin-rev4",
17 "google,piglin-rev3", "google,piglin-rev4",
25 stdout-path = "serial0:115200n8";
[all …]
Dsdx75-idp.dts1 // SPDX-License-Identifier: BSD-3-Clause
3 * Copyright (c) 2023 Qualcomm Innovation Center, Inc. All rights reserved.
6 /dts-v1/;
8 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
16 compatible = "qcom,sdx75-idp", "qcom,sdx75";
22 vph_pwr: vph-pwr-regulator {
23 compatible = "regulator-fixed";
24 regulator-name = "vph_pwr";
25 regulator-min-microvolt = <3700000>;
26 regulator-max-microvolt = <3700000>;
[all …]
Dipq5332-rdp468.dts1 // SPDX-License-Identifier: BSD-3-Clause
5 * Copyright (c) 2022-2023 Qualcomm Innovation Center, Inc. All rights reserved.
8 /dts-v1/;
10 #include "ipq5332-rdp-common.dtsi"
14 compatible = "qcom,ipq5332-ap-mi01.6", "qcom,ipq5332";
16 regulator_fixed_5p0: regulator-s0500 {
17 compatible = "regulator-fixed";
18 regulator-min-microvolt = <500000>;
19 regulator-max-microvolt = <500000>;
20 regulator-boot-on;
[all …]
Dqru1000-idp.dts1 // SPDX-License-Identifier: BSD-3-Clause
3 * Copyright (c) 2022 Qualcomm Innovation Center, Inc. All rights reserved.
6 /dts-v1/;
8 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
14 compatible = "qcom,qru1000-idp", "qcom,qru1000";
15 chassis-type = "embedded";
22 stdout-path = "serial0:115200n8";
26 xo_board: xo-board-clk {
27 compatible = "fixed-clock";
28 clock-frequency = <19200000>;
[all …]
Dx1e80100-crd.dts1 // SPDX-License-Identifier: BSD-3-Clause
3 * Copyright (c) 2023 Qualcomm Innovation Center, Inc. All rights reserved.
6 /dts-v1/;
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
15 compatible = "qcom,x1e80100-crd", "qcom,x1e80100";
22 stdout-path = "serial0:115200n8";
25 vph_pwr: vph-pwr-regulator {
26 compatible = "regulator-fixed";
28 regulator-name = "vph_pwr";
[all …]
Dx1e80100-qcp.dts1 // SPDX-License-Identifier: BSD-3-Clause
3 * Copyright (c) 2023 Qualcomm Innovation Center, Inc. All rights reserved.
6 /dts-v1/;
8 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
14 compatible = "qcom,x1e80100-qcp", "qcom,x1e80100";
21 stdout-path = "serial0:115200n8";
24 vph_pwr: vph-pwr-regulator {
25 compatible = "regulator-fixed";
27 regulator-name = "vph_pwr";
28 regulator-min-microvolt = <3700000>;
[all …]
Dqdu1000-idp.dts1 // SPDX-License-Identifier: BSD-3-Clause
3 * Copyright (c) 2022 Qualcomm Innovation Center, Inc. All rights reserved.
6 /dts-v1/;
8 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
14 compatible = "qcom,qdu1000-idp", "qcom,qdu1000";
15 chassis-type = "embedded";
22 stdout-path = "serial0:115200n8";
26 xo_board: xo-board-clk {
27 compatible = "fixed-clock";
28 clock-frequency = <19200000>;
[all …]
Dqcm6490-idp.dts1 // SPDX-License-Identifier: BSD-3-Clause
3 * Copyright (c) 2023 Qualcomm Innovation Center, Inc. All rights reserved.
6 /dts-v1/;
8 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
14 /delete-node/ &ipa_fw_mem;
15 /delete-node/ &rmtfs_mem;
16 /delete-node/ &adsp_mem;
17 /delete-node/ &cdsp_mem;
18 /delete-node/ &video_mem;
19 /delete-node/ &wlan_ce_mem;
[all …]
Dqcs6490-rb3gen2.dts1 // SPDX-License-Identifier: BSD-3-Clause
3 * Copyright (c) 2023 Qualcomm Innovation Center, Inc. All rights reserved.
6 /dts-v1/;
12 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
19 /delete-node/ &ipa_fw_mem;
20 /delete-node/ &remoteproc_mpss;
21 /delete-node/ &rmtfs_mem;
22 /delete-node/ &adsp_mem;
23 /delete-node/ &cdsp_mem;
24 /delete-node/ &video_mem;
[all …]
/linux-6.8/arch/arm/boot/dts/qcom/
Dqcom-sdx65-mtp.dts1 // SPDX-License-Identifier: BSD-3-Clause
3 * Copyright (c) 2021 Qualcomm Innovation Center, Inc. All rights reserved.
5 /dts-v1/;
11 #include "qcom-sdx65.dtsi"
12 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
19 compatible = "qcom,sdx65-mtp", "qcom,sdx65";
20 qcom,board-id = <0x2010008 0x302>;
27 stdout-path = "serial0:115200n8";
30 reserved-memory {
31 #address-cells = <1>;
[all …]
/linux-6.8/arch/arm64/boot/dts/rockchip/
Drk3399-gru-scarlet.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 * Google Gru-scarlet board device tree source
8 #include "rk3399-gru.dtsi"
11 chassis-type = "tablet";
16 pp1250_s3: pp1250-s3 {
17 compatible = "regulator-fixed";
18 regulator-name = "pp1250_s3";
21 regulator-always-on;
22 regulator-boot-on;
23 regulator-min-microvolt = <1250000>;
[all …]
Drk3399-evb.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
7 #include <dt-bindings/pwm/pwm.h>
12 compatible = "rockchip,rk3399-evb", "rockchip,rk3399";
20 compatible = "pwm-backlight";
21 brightness-levels = <
54 default-brightness-level = <200>;
58 edp_panel: edp-panel {
59 compatible = "lg,lp079qx1-sp0v";
61 enable-gpios = <&gpio1 RK_PB5 GPIO_ACTIVE_HIGH>;
[all …]
Drk3399-gru-chromebook.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 * Google Gru-Chromebook shared properties
8 #include "rk3399-gru.dtsi"
11 pp900_ap: pp900-ap {
12 compatible = "regulator-fixed";
13 regulator-name = "pp900_ap";
16 regulator-always-on;
17 regulator-boot-on;
18 regulator-min-microvolt = <900000>;
19 regulator-max-microvolt = <900000>;
[all …]
Drk3399-pinebook-pro.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
8 /dts-v1/;
9 #include <dt-bindings/input/gpio-keys.h>
10 #include <dt-bindings/input/linux-event-codes.h>
11 #include <dt-bindings/pwm/pwm.h>
12 #include <dt-bindings/usb/pd.h>
13 #include <dt-bindings/leds/common.h>
15 #include "rk3399-opp.dtsi"
19 compatible = "pine64,pinebook-pro", "rockchip,rk3399";
20 chassis-type = "laptop";
[all …]
/linux-6.8/drivers/hid/
Dhid-nintendo.c1 // SPDX-License-Identifier: GPL-2.0+
3 * HID driver for Nintendo Switch Joy-Cons and Pro Controllers
5 * Copyright (c) 2019-2021 Daniel J. Ogorchock <djogorchock@gmail.com>
12 * https://gitlab.com/pjranki/joycon-linux-kernel (Peter Rankin)
16 * hid-wiimote kernel hid driver
17 * hid-logitech-hidpp driver
18 * hid-sony driver
20 * This driver supports the Nintendo Switch Joy-Cons and Pro Controllers. The
31 #include "hid-ids.h"
119 (JC_CAL_USR_LEFT_DATA_END - JC_CAL_USR_LEFT_DATA_ADDR + 1)
[all …]
/linux-6.8/arch/arm64/boot/dts/renesas/
Dbeacon-renesom-baseboard.dtsi1 // SPDX-License-Identifier: GPL-2.0
6 #include <dt-bindings/gpio/gpio.h>
7 #include <dt-bindings/input/input.h>
8 #include <dt-bindings/clock/versaclock.h>
11 backlight_lvds: backlight-lvds {
12 compatible = "pwm-backlight";
13 power-supply = <&reg_lcd>;
14 enable-gpios = <&gpio_exp1 3 GPIO_ACTIVE_HIGH>;
16 brightness-levels = <0 4 8 16 32 64 128 255>;
17 default-brightness-level = <6>;
[all …]
/linux-6.8/drivers/iio/adc/
Dhi8435.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Holt Integrated Circuits HI-8435 threshold detector driver
24 /* Register offsets for HI-8435 */
50 unsigned threshold_lo[2]; /* GND-Open and Supply-Open thresholds */
51 unsigned threshold_hi[2]; /* GND-Open and Supply-Open thresholds */
58 return spi_write_then_read(priv->spi, &reg, 1, val, 1); in hi8435_readb()
67 ret = spi_write_then_read(priv->spi, &reg, 1, &be_val, 2); in hi8435_readw()
79 ret = spi_write_then_read(priv->spi, &reg, 1, &be_val, 4); in hi8435_readl()
87 priv->reg_buffer[0] = reg | HI8435_WRITE_OPCODE; in hi8435_writeb()
88 priv->reg_buffer[1] = val; in hi8435_writeb()
[all …]
/linux-6.8/drivers/iio/magnetometer/
Dyamaha-yas530.c1 // SPDX-License-Identifier: GPL-2.0-only
7 * YAS530 MS-3E (2011 Samsung Galaxy S Advance)
8 * YAS532 MS-3R (2011 Samsung Galaxy S4)
9 * YAS533 MS-3F (Vivo 1633, 1707, V3, Y21L)
11 * YAS535 MS-6C
12 * YAS536 MS-3W
13 * YAS537 MS-3T (2015 Samsung Galaxy S6, Note 5, Galaxy S7)
14 * YAS539 MS-3S (2018 Samsung Galaxy A7 SM-A750FN)
57 #define YAS530_OFFSET_X 0x85 /* [-31 .. 31] */
58 #define YAS530_OFFSET_Y1 0x86 /* [-31 .. 31] */
[all …]
/linux-6.8/Documentation/devicetree/bindings/pci/
Dqcom,pcie.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Bjorn Andersson <bjorn.andersson@linaro.org>
11 - Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
20 - enum:
21 - qcom,pcie-apq8064
22 - qcom,pcie-apq8084
23 - qcom,pcie-ipq4019
24 - qcom,pcie-ipq6018
[all …]
/linux-6.8/drivers/gpu/drm/panel/
Dpanel-visionox-r66451.c1 //SPDX-License-Identifier: GPL-2.0-only
2 //Copyright (c) 2023 Qualcomm Innovation Center, Inc. All rights reserved.
34 gpiod_set_value_cansleep(ctx->reset_gpio, 0); in visionox_r66451_reset()
36 gpiod_set_value_cansleep(ctx->reset_gpio, 1); in visionox_r66451_reset()
38 gpiod_set_value_cansleep(ctx->reset_gpio, 0); in visionox_r66451_reset()
44 struct mipi_dsi_device *dsi = ctx->dsi; in visionox_r66451_on()
46 dsi->mode_flags |= MIPI_DSI_MODE_LPM; in visionox_r66451_on()
105 mipi_dsi_dcs_set_column_address(dsi, 0, 1080 - 1); in visionox_r66451_on()
106 mipi_dsi_dcs_set_page_address(dsi, 0, 2340 - 1); in visionox_r66451_on()
108 dsi->mode_flags &= ~MIPI_DSI_MODE_LPM; in visionox_r66451_on()
[all …]

12