Searched +full:boot +full:- +full:nand (Results 1 – 25 of 326) sorted by relevance
12345678910>>...14
/linux-6.8/Documentation/devicetree/bindings/mtd/ |
D | rockchip,nand-controller.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/mtd/rockchip,nand-controller.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Rockchip SoCs NAND FLASH Controller (NFC) 10 - $ref: nand-controller.yaml# 13 - Heiko Stuebner <heiko@sntech.de> 18 - const: rockchip,px30-nfc 19 - const: rockchip,rk2928-nfc 20 - const: rockchip,rv1108-nfc [all …]
|
D | qcom,nandc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Qualcomm NAND controller 10 - Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org> 15 - qcom,ipq806x-nand 16 - qcom,ipq4019-nand 17 - qcom,ipq6018-nand 18 - qcom,ipq8074-nand 19 - qcom,sdx55-nand [all …]
|
D | ingenic,nand.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/mtd/ingenic,nand.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Ingenic SoCs NAND controller 10 - Paul Cercueil <paul@crapouillou.net> 13 - $ref: nand-controller.yaml# 14 - $ref: /schemas/memory-controllers/ingenic,nemc-peripherals.yaml# 19 - ingenic,jz4740-nand 20 - ingenic,jz4725b-nand [all …]
|
D | raw-nand-chip.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/mtd/raw-nand-chip.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Raw NAND Chip Common Properties 10 - Miquel Raynal <miquel.raynal@bootlin.com> 13 - $ref: nand-chip.yaml# 19 {size} bytes for a particular raw NAND chip. 21 The interpretation of these parameters is implementation-defined, so 28 pattern: "^nand@[a-f0-9]$" [all …]
|
D | nvidia-tegra20-nand.txt | 1 NVIDIA Tegra NAND Flash controller 4 - compatible: Must be one of: 5 - "nvidia,tegra20-nand" 6 - reg: MMIO address range 7 - interrupts: interrupt output of the NFC controller 8 - clocks: Must contain an entry for each entry in clock-names. 9 See ../clocks/clock-bindings.txt for details. 10 - clock-names: Must include the following entries: 11 - nand 12 - resets: Must contain an entry for each entry in reset-names. [all …]
|
/linux-6.8/arch/arm/boot/dts/ti/omap/ |
D | dra7-evm.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (C) 2013 Texas Instruments Incorporated - https://www.ti.com/ 5 /dts-v1/; 8 #include "dra7-evm-common.dtsi" 9 #include "dra74x-mmc-iodelay.dtsi" 13 compatible = "ti,dra7-evm", "ti,dra742", "ti,dra74", "ti,dra7"; 20 evm_12v0: fixedregulator-evm_12v0 { 22 compatible = "regulator-fixed"; 23 regulator-name = "evm_12v0"; 24 regulator-min-microvolt = <12000000>; [all …]
|
D | dra72-evm-common.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (C) 2014-2016 Texas Instruments Incorporated - https://www.ti.com/ 5 /dts-v1/; 8 #include "dra7-ipu-dsp-common.dtsi" 9 #include <dt-bindings/gpio/gpio.h> 10 #include <dt-bindings/clock/ti-dra7-atl.h> 13 compatible = "ti,dra72-evm", "ti,dra722", "ti,dra72", "ti,dra7"; 20 stdout-path = &uart1; 23 evm_12v0: fixedregulator-evm12v0 { 25 compatible = "regulator-fixed"; [all …]
|
D | am335x-chilisom.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (C) 2015 Jablotron s.r.o. -- https://www.jablotron.com/ 7 #include <dt-bindings/interrupt-controller/irq.h> 11 compatible = "grinn,am335x-chilisom", "ti,am33xx"; 15 cpu0-supply = <&dcdc2_reg>; 26 pinctrl-names = "default"; 28 i2c0_pins: i2c0-pins { 29 pinctrl-single,pins = < 35 nandflash_pins: nandflash-pins { 36 pinctrl-single,pins = < [all …]
|
/linux-6.8/include/linux/platform_data/ |
D | mtd-nand-s3c2410.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 6 * S3C2410 - NAND device controller platform_device info 15 * struct s3c2410_nand_set - define a set of one or more nand chips 16 * @flash_bbt: Openmoko u-boot can create a Bad Block Table 18 * look for it at boot time and also skip the NAND 24 * @nr_map: Map for low-layer logical to physical chip numbers (option) 27 * define a set of one or more nand chips registered with an unique mtd. Also 28 * allows to pass flag to the underlying NAND layer. 'disable_ecc' will trigger 29 * a warning at boot time. 62 * s3c_nand_set_platdata() - register NAND platform data. [all …]
|
/linux-6.8/arch/powerpc/boot/dts/fsl/ |
D | p1020rdb-pc.dtsi | 2 * P1020 RDB-PC Device Tree Source stub (no addresses or top-level ranges) 37 #address-cells = <1>; 38 #size-cells = <1>; 39 compatible = "cfi-flash"; 41 bank-width = <2>; 42 device-width = <1>; 48 label = "NOR Vitesse-7385 Firmware"; 49 read-only; 72 /* 512KB for u-boot Bootloader Image */ 73 /* 512KB for u-boot Environment Variables */ [all …]
|
D | p1020rdb.dtsi | 2 * P1020 RDB Device Tree Source stub (no addresses or top-level ranges) 4 * Copyright 2011-2012 Freescale Semiconductor Inc. 37 #address-cells = <1>; 38 #size-cells = <1>; 39 compatible = "cfi-flash"; 41 bank-width = <2>; 42 device-width = <1>; 48 label = "NOR (RO) Vitesse-7385 Firmware"; 49 read-only; 56 read-only; [all …]
|
D | p1024rdb.dtsi | 2 * P1024 RDB Device Tree Source stub (no addresses or top-level ranges) 37 #address-cells = <1>; 38 #size-cells = <1>; 39 compatible = "cfi-flash"; 41 bank-width = <2>; 42 device-width = <1>; 48 label = "NOR Vitesse-7385 Firmware"; 49 read-only; 72 /* 512KB for u-boot Bootloader Image */ 73 /* 512KB for u-boot Environment Variables */ [all …]
|
D | p2020rdb.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 5 * Copyright 2009-2012 Freescale Semiconductor Inc. 8 /include/ "p2020si-pre.dtsi" 31 /* NOR and NAND Flashes */ 37 #address-cells = <1>; 38 #size-cells = <1>; 39 compatible = "cfi-flash"; 41 bank-width = <2>; 42 device-width = <1>; 48 label = "NOR (RO) Vitesse-7385 Firmware"; [all …]
|
D | p1021rdb-pc.dtsi | 2 * P1021 RDB Device Tree Source stub (no addresses or top-level ranges) 37 #address-cells = <1>; 38 #size-cells = <1>; 39 compatible = "cfi-flash"; 41 bank-width = <2>; 42 device-width = <1>; 48 label = "NOR Vitesse-7385 Firmware"; 49 read-only; 75 read-only; 80 /* 512KB for u-boot Bootloader Image */ [all …]
|
D | p2020rdb-pc.dtsi | 2 * P2020 RDB-PC Device Tree Source stub (no addresses or top-level ranges) 37 #address-cells = <1>; 38 #size-cells = <1>; 39 compatible = "cfi-flash"; 41 bank-width = <2>; 42 device-width = <1>; 48 label = "NOR Vitesse-7385 Firmware"; 49 read-only; 72 /* 512KB for u-boot Bootloader Image */ 73 /* 512KB for u-boot Environment Variables */ [all …]
|
D | p1020rdb-pd.dts | 2 * P1020 RDB-PD Device Tree Source (32-bit address map) 35 /include/ "p1020si-pre.dtsi" 37 model = "fsl,P1020RDB-PD"; 38 compatible = "fsl,P1020RDB-PD"; 47 /* NOR, NAND flash, L2 switch and CPLD */ 54 #address-cells = <1>; 55 #size-cells = <1>; 56 compatible = "cfi-flash"; 58 bank-width = <2>; 59 device-width = <1>; [all …]
|
D | p1025rdb.dtsi | 2 * P1025 RDB Device Tree Source stub (no addresses or top-level ranges) 37 #address-cells = <1>; 38 #size-cells = <1>; 39 compatible = "cfi-flash"; 41 bank-width = <2>; 42 device-width = <1>; 48 label = "NOR Vitesse-7385 Firmware"; 49 read-only; 72 /* 512KB for u-boot Bootloader Image */ 73 /* 512KB for u-boot Environment Variables */ [all …]
|
D | mpc8536ds.dtsi | 2 * MPC8536DS Device Tree Source stub (no addresses or top-level ranges) 37 #address-cells = <1>; 38 #size-cells = <1>; 39 compatible = "cfi-flash"; 41 bank-width = <2>; 42 device-width = <1>; 46 label = "ramdisk-nor"; 51 label = "diagnostic-nor"; 52 read-only; 57 label = "dink-nor"; [all …]
|
D | c293pcie.dts | 35 /include/ "c293si-pre.dtsi" 75 #address-cells = <1>; 76 #size-cells = <1>; 77 compatible = "cfi-flash"; 79 bank-width = <2>; 80 device-width = <1>; 107 /* 512KB for u-boot Bootloader Image and evn */ 109 label = "NOR U-Boot Image"; 110 read-only; 114 nand@1,0 { [all …]
|
D | p1022ds.dtsi | 2 * P1022 DS Device Tree Source stub (no addresses or top-level ranges) 37 #address-cells = <1>; 38 #size-cells = <1>; 39 compatible = "cfi-flash"; 41 bank-width = <2>; 42 device-width = <1>; 46 label = "ramdisk-nor"; 47 read-only; 52 label = "diagnostic-nor"; 53 read-only; [all …]
|
/linux-6.8/arch/arm/boot/dts/marvell/ |
D | armada-xp-db-xc3-24g4xg.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * Device Tree file for DB-XC3-24G4XG board 7 * Based on armada-xp-db.dts 12 * DT-capable, U-Boot bootloaders provided by Marvell. Some earlier 19 /dts-v1/; 20 #include "armada-xp-98dx3336.dtsi" 23 model = "DB-XC3-24G4XG"; 24 compatible = "marvell,db-xc3-24g4xg", "marvell,armadaxp-98dx3336", "marvell,armada-370-xp"; 37 arm,parity-enable; 38 marvell,ecc-enable; [all …]
|
D | armada-xp-db-dxbc2.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * Device Tree file for DB-DXBC2 board 7 * Based on armada-xp-db.dts 12 * DT-capable, U-Boot bootloaders provided by Marvell. Some earlier 19 /dts-v1/; 20 #include "armada-xp-98dx4251.dtsi" 24 compatible = "marvell,db-dxbc2", "marvell,armadaxp-98dx4251", "marvell,armada-370-xp"; 43 devbus,bus-width = <16>; 44 devbus,turn-off-ps = <60000>; 45 devbus,badr-skew-ps = <0>; [all …]
|
/linux-6.8/arch/arm/boot/dts/ti/davinci/ |
D | da850-lcdk.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 5 /dts-v1/; 7 #include <dt-bindings/gpio/gpio.h> 8 #include <dt-bindings/input/input.h> 11 model = "DA850/AM1808/OMAP-L138 LCDK"; 12 compatible = "ti,da850-lcdk", "ti,da850"; 20 stdout-path = "serial2:115200n8"; 28 reserved-memory { 29 #address-cells = <1>; 30 #size-cells = <1>; [all …]
|
/linux-6.8/arch/arm/boot/dts/microchip/ |
D | at91sam9x5cm.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * at91sam9x5cm.dtsi - Device Tree Include file for AT91SAM9x5 CPU Module 16 clock-frequency = <32768>; 20 clock-frequency = <12000000>; 28 compatible = "atmel,tcb-timer"; 33 compatible = "atmel,tcb-timer"; 40 pinctrl_1wire_cm: 1wire_cm-0 { 52 pinctrl-0 = <&pinctrl_ebi_addr_nand 54 pinctrl-names = "default"; 57 nand_controller: nand-controller { [all …]
|
D | at91-som60.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3 * at91-som60.dtsi - Device Tree file for the SOM60 module 16 stdout-path = &dbgu; 25 clock-frequency = <32768>; 29 clock-frequency = <12000000>; 107 bus-width = <8>; 115 bus-width = <4>; 120 cs-gpios = <&pioD 13 0>, <0>, <0>, <0>; 124 atmel,use-dma-rx; 125 atmel,use-dma-tx; [all …]
|
12345678910>>...14