Searched +full:ast2600 +full:- +full:hace (Results 1 – 3 of 3) sorted by relevance
| /linux-6.8/Documentation/devicetree/bindings/crypto/ |
| D | aspeed,ast2500-hace.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/crypto/aspeed,ast2500-hace.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: ASPEED HACE hash and crypto Hardware Accelerator Engines
10 - Neal Liu <neal_liu@aspeedtech.com>
13 The Hash and Crypto Engine (HACE) is designed to accelerate the throughput
14 of hash data digest, encryption, and decryption. Basically, HACE can be
15 divided into two independently engines - Hash Engine and Crypto Engine.
20 - aspeed,ast2500-hace
[all …]
|
| /linux-6.8/drivers/crypto/aspeed/ |
| D | aspeed-hace.c | 1 // SPDX-License-Identifier: GPL-2.0+
6 #include "aspeed-hace.h"
9 #include <linux/dma-mapping.h>
21 dev_info((d)->dev, "%s() " fmt, __func__, ##__VA_ARGS__)
24 dev_dbg((d)->dev, "%s() " fmt, __func__, ##__VA_ARGS__)
27 /* HACE interrupt service routine */
31 struct aspeed_engine_crypto *crypto_engine = &hace_dev->crypto_engine; in aspeed_hace_irq()
32 struct aspeed_engine_hash *hash_engine = &hace_dev->hash_engine; in aspeed_hace_irq()
41 if (hash_engine->flags & CRYPTO_FLAGS_BUSY) in aspeed_hace_irq()
42 tasklet_schedule(&hash_engine->done_task); in aspeed_hace_irq()
[all …]
|
| /linux-6.8/arch/arm/boot/dts/aspeed/ |
| D | aspeed-g6.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later
4 #include <dt-bindings/interrupt-controller/arm-gic.h>
5 #include <dt-bindings/interrupt-controller/aspeed-scu-ic.h>
6 #include <dt-bindings/clock/ast2600-clock.h>
10 compatible = "aspeed,ast2600";
11 #address-cells = <1>;
12 #size-cells = <1>;
13 interrupt-parent = <&gic>;
47 #address-cells = <1>;
48 #size-cells = <0>;
[all …]
|