Home
last modified time | relevance | path

Searched full:aperture (Results 1 – 25 of 217) sorted by relevance

123456789

/linux-5.10/drivers/gpu/drm/amd/amdkfd/
Dkfd_flat_memory.c95 * The GPUVM_Base/GPUVM_Limit defines the aperture in the 64b space where we
113 * this case the GPUVM aperture (red) is defined and if a pointer falls in this
114 * aperture, we subtract the GPUVM_Base address and set the ATC bit to zero
148 * “Spare” aperture (APE1)
150 * We use the GPUVM aperture to differentiate ATC vs. GPUVM, but we also use
152 * config tables for setting cache policies. The “spare” (APE1) aperture is
154 * The default aperture isn’t an actual base/limit aperture; it is just the
161 * General Aperture definitions and rules
163 * An aperture register definition consists of a Base, Limit, Mtype, and
164 * usually an ATC bit indicating which translation tables that aperture uses.
[all …]
/linux-5.10/arch/x86/kernel/
Daperture_64.c5 * Work around broken BIOSes that don't set an aperture, only set the
6 * aperture in the AGP bridge, or set too small aperture.
8 * If all fails map the aperture over some low memory. This is cheaper than
39 * with the gart aperture that is used.
63 * If the first kernel maps the aperture over e820 RAM, the kdump kernel will
107 * Aperture has to be naturally aligned. This means a 2GB aperture in allocate_aperture()
115 pr_err("Cannot allocate aperture memory hole [mem %#010lx-%#010lx] (%uKB)\n", in allocate_aperture()
120 pr_info("Mapping aperture over RAM [mem %#010lx-%#010lx] (%uKB)\n", in allocate_aperture()
193 pr_info("pci 0000:%02x:%02x.%d: AGP aperture [bus addr %#010Lx-%#010Lx] (old size %uMB)\n", in read_agp()
197 …pr_info("pci 0000:%02x:%02x.%d: AGP aperture size %uMB (APSIZE %#x) is not right, using settings f… in read_agp()
[all …]
/linux-5.10/drivers/char/agp/
Dnvidia-agp.c31 volatile u32 __iomem *aperture; member
115 /* aperture size */ in nvidia_configure()
155 /* map aperture */ in nvidia_configure()
157 nvidia_private.aperture = in nvidia_configure()
160 if (!nvidia_private.aperture) in nvidia_configure()
179 /* unmap aperture */ in nvidia_cleanup()
180 iounmap((void __iomem *) nvidia_private.aperture); in nvidia_cleanup()
182 /* restore previous aperture size */ in nvidia_cleanup()
187 /* restore iorr for previous aperture size */ in nvidia_cleanup()
195 * Aperture sizes <64M still requires a full 64k GART directory, but
[all …]
Dintel-agp.c123 /* aperture size */ in intel_configure()
130 /* attbase - aperture base */ in intel_configure()
151 /* attbase - aperture base */ in intel_815_configure()
161 /* aperture size */ in intel_815_configure()
212 /* aperture size */ in intel_820_configure()
219 /* attbase - aperture base */ in intel_820_configure()
225 /* global enable aperture access */ in intel_820_configure()
242 /* aperture size */ in intel_840_configure()
249 /* attbase - aperture base */ in intel_840_configure()
270 /* aperture size */ in intel_845_configure()
[all …]
Duninorth-agp.c35 static char *aperture = NULL; variable
43 if (aperture) { in uninorth_fetch_size()
44 char *save = aperture; in uninorth_fetch_size()
46 size = memparse(aperture, &aperture) >> 20; in uninorth_fetch_size()
47 aperture = save; in uninorth_fetch_size()
54 dev_err(&agp_bridge->dev->dev, "invalid aperture size, " in uninorth_fetch_size()
57 aperture = NULL; in uninorth_fetch_size()
119 /* aperture size and gatt addr */ in uninorth_configure()
127 * the AGP aperture isn't mapped at bus physical address 0 in uninorth_configure()
495 * Not sure that u3 supports that high aperture sizes but it
[all …]
Damd64-agp.c116 * Get the current Aperture size from the x86-64.
243 /* Some basic sanity checks for the aperture. */
249 /* Request the Aperture. This catches cases when someone else in agp_aperture_valid()
255 !(aperture_resource = request_mem_region(aper, size, "aperture"))) { in agp_aperture_valid()
256 printk(KERN_ERR PFX "Aperture conflicts with PCI mapping.\n"); in agp_aperture_valid()
263 * W*s centric BIOS sometimes only set up the aperture in the AGP
265 * in aperture.c, but when IOMMU is not enabled or we run
267 * Unfortunately it is impossible to fix the aperture here because it's too late
305 dev_info(&agp->dev, "aperture size %u MB is not right, using settings from NB\n", in fix_northbridge()
315 dev_info(&agp->dev, "aperture from AGP @ %Lx size %u MB\n", in fix_northbridge()
[all …]
Dalpha-agp.c21 dma_addr = vmf->address - vmf->vma->vm_start + agp->aperture.bus_base; in alpha_core_agp_vm_fault()
54 agp_bridge->gart_bus_addr = agp->aperture.bus_base; in alpha_core_agp_configure()
165 * Build the aperture size descriptor in alpha_core_agp_setup()
168 aper_size->size = agp->aperture.size / (1024 * 1024); in alpha_core_agp_setup()
169 aper_size->num_entries = agp->aperture.size / PAGE_SIZE; in alpha_core_agp_setup()
Dvia-agp.c40 printk(KERN_ERR PFX "Unknown aperture size from AGP bridge (0x%x)\n", temp); in via_fetch_size()
50 /* aperture size */ in via_configure()
60 /* attbase - aperture GATT base */ in via_configure()
139 /* attbase - aperture GATT base */ in via_configure_agp3()
143 /* 1. Enable GTLB in RX90<7>, all AGP aperture access needs to fetch in via_configure_agp3()
145 * 2. Enable AGP aperture in RX91<0>. This bit controls the enabling of the in via_configure_agp3()
146 * graphics AGP aperture for the AGP3.0 port. in via_configure_agp3()
/linux-5.10/drivers/misc/
Dpti.c67 * an aperture write id.
85 * @mc: The 'aperture'. It's part of a write address that holds
91 * Since each aperture is specified by a unique
93 * to the same aperture at the same time so no lock is required. The
107 u32 __iomem *aperture; in pti_write_to_aperture() local
111 * calculate the aperture offset from the base using the master and in pti_write_to_aperture()
114 aperture = drv_data->pti_ioaddr + (mc->master << 15) in pti_write_to_aperture()
127 iowrite32(ptiword, aperture); in pti_write_to_aperture()
130 aperture += PTI_LASTDWORD_DTS; /* adding DTS signals that is EOM */ in pti_write_to_aperture()
136 iowrite32(ptiword, aperture); in pti_write_to_aperture()
[all …]
/linux-5.10/drivers/gpu/drm/amd/amdgpu/
Damdgpu_gart.c40 * The GART (Graphics Aperture Remapping Table) is an aperture
42 * the aperture and look like contiguous pages from the GPU's
43 * perspective. A page table maps the pages in the aperture
49 * Radeon hw has a separate AGP aperture that is programmed to
50 * point to the AGP aperture provided by the northbridge and the
51 * requests are passed through to the northbridge aperture.
214 * @offset: offset into the GPU's gart aperture
264 * @offset: offset into the GPU's gart aperture
301 * @offset: offset into the GPU's gart aperture
Damdgpu_gmc.h166 /* AGP aperture start and end in MC address space
170 * aperture maps to physical bus or IOVA addressed.
171 * AGP aperture is used to simulate FB in ZFB case.
172 * AGP aperture is also used for page table in system
179 /* GART aperture start and end in MC address space
183 * Under VMID0, logical address inside GART aperture will
190 /* Frame buffer aperture of this GPU device. Different from
/linux-5.10/arch/arc/plat-axs10x/
Daxs10x.c123 * of which maps to a corresponding 256MB aperture in Target slave memory map.
125 * e.g. ARC cpu AXI Master's aperture 8 (0x8000_0000) is mapped to aperture 0
130 * e.g. aperture 14 (0xE000_0000) of ARC cpu is mapped to aperture 14
137 struct aperture { struct
163 static const struct aperture axc001_memmap[16] = {
186 static const struct aperture axc001_axi_tunnel_memmap[16] = {
209 static const struct aperture axs_mb_memmap[16] = {
229 axs101_set_memmap(void __iomem *base, const struct aperture map[16]) in axs101_set_memmap()
/linux-5.10/arch/x86/include/asm/
Dgart.h17 /* Aperture control register bits. */
98 printk(KERN_INFO "Aperture beyond 4GB. Ignoring.\n"); in aperture_valid()
102 printk(KERN_INFO "Aperture pointing to e820 RAM. Ignoring.\n"); in aperture_valid()
106 printk(KERN_INFO "Aperture too small (%d MB) than (%d MB)\n", in aperture_valid()
/linux-5.10/drivers/gpu/drm/radeon/
Dradeon_gart.c40 * The GART (Graphics Aperture Remapping Table) is an aperture
42 * the aperture and look like contiguous pages from the GPU's
43 * perspective. A page table maps the pages in the aperture
49 * Radeon hw has a separate AGP aperture that is programmed to
50 * point to the AGP aperture provided by the northbridge and the
51 * requests are passed through to the northbridge aperture.
236 * @offset: offset into the GPU's gart aperture
277 * @offset: offset into the GPU's gart aperture
/linux-5.10/arch/alpha/kernel/
Dcore_titan.c611 agp->aperture.bus_base = in titan_agp_setup()
613 agp->aperture.size = aper->pg_count * PAGE_SIZE; in titan_agp_setup()
614 agp->aperture.sysdata = aper; in titan_agp_setup()
622 struct titan_agp_aperture *aper = agp->aperture.sysdata; in titan_agp_cleanup()
685 struct titan_agp_aperture *aper = agp->aperture.sysdata; in titan_agp_bind_memory()
693 struct titan_agp_aperture *aper = agp->aperture.sysdata; in titan_agp_unbind_memory()
701 struct titan_agp_aperture *aper = agp->aperture.sysdata; in titan_agp_translate()
705 if (addr < agp->aperture.bus_base || in titan_agp_translate()
706 addr >= agp->aperture.bus_base + agp->aperture.size) { in titan_agp_translate()
775 * Aperture - not configured until ops.setup(). in titan_agp_info()
[all …]
Dcore_marvel.c928 agp->aperture.bus_base = in marvel_agp_setup()
930 agp->aperture.size = aper->pg_count * PAGE_SIZE; in marvel_agp_setup()
931 agp->aperture.sysdata = aper; in marvel_agp_setup()
939 struct marvel_agp_aperture *aper = agp->aperture.sysdata; in marvel_agp_cleanup()
1024 struct marvel_agp_aperture *aper = agp->aperture.sysdata; in marvel_agp_bind_memory()
1032 struct marvel_agp_aperture *aper = agp->aperture.sysdata; in marvel_agp_unbind_memory()
1040 struct marvel_agp_aperture *aper = agp->aperture.sysdata; in marvel_agp_translate()
1044 if (addr < agp->aperture.bus_base || in marvel_agp_translate()
1045 addr >= agp->aperture.bus_base + agp->aperture.size) { in marvel_agp_translate()
1124 * Aperture - not configured until ops.setup(). in marvel_agp_info()
[all …]
/linux-5.10/Documentation/devicetree/bindings/bus/
Dmvebu-mbus.txt34 - pcie-mem-aperture: This optional property contains the aperture for
40 - pcie-io-aperture: Just as explained for the above property, this
41 optional property contains the aperture for the
65 pcie-mem-aperture = <0xe0000000 0x8000000>;
66 pcie-io-aperture = <0xe8000000 0x100000>;
/linux-5.10/drivers/mtd/devices/
Dpmc551.c30 * aperture size, not the dram size, and the V370PDC supplies no
33 * unloading of the module with an aperture size smaller than
35 * size to be equal to the aperture size when the module is
38 * an asize option, to allow the specification of the aperture
39 * size. The aperture must be equal to or less then the memory
60 * * Modified driver to utilize a sliding aperture instead of
74 * about the aperture size. This should always accurately reflect the
395 * Disable existing aperture before probing memory size in fixup_pmc551()
646 MODULE_PARM_DESC(asize, "aperture size, must be <= memsize [1-1024]");
671 printk(KERN_NOTICE "pmc551: Invalid aperture size " in init_pmc551()
[all …]
/linux-5.10/drivers/video/fbdev/i810/
Di810_main.c55 * voffset - framebuffer offset in MiB from aperture start address. In order for
67 * So for chipsets with 64 MiB Aperture sizes, 32 MiB for v_offset is okay, allowing up to
68 * 15 + 1 MiB of Framebuffer memory. For 32 MiB Aperture sizes, a v_offset of 8 MiB should
1634 par->fb.physical = par->aperture.physical+(par->fb.offset << 12); in i810_fix_pointers()
1635 par->fb.virtual = par->aperture.virtual+(par->fb.offset << 12); in i810_fix_pointers()
1636 par->iring.physical = par->aperture.physical + in i810_fix_pointers()
1638 par->iring.virtual = par->aperture.virtual + in i810_fix_pointers()
1640 par->cursor_heap.virtual = par->aperture.virtual+ in i810_fix_pointers()
1646 if (vram + 1 > par->aperture.size >> 20) in i810_fix_offsets()
1647 vram = (par->aperture.size >> 20) - 1; in i810_fix_offsets()
[all …]
/linux-5.10/drivers/gpu/drm/i915/
Di915_pvinfo.h75 /* Aperture register balooning */
79 } mappable_gmadr; /* aperture */
84 } nonmappable_gmadr; /* non aperture */
/linux-5.10/drivers/gpu/drm/amd/include/
Dkgd_kfd_interface.h140 /* Base address of doorbell aperture. */
143 /* Size in bytes of doorbell aperture. */
146 /* Number of bytes at start of aperture reserved for KGD. */
174 * properties such as main aperture memory type (cache / non cached) and
175 * secondary aperture base address, size and memory type.
/linux-5.10/drivers/video/fbdev/intelfb/
Dintelfbdrv.c450 if (dinfo->aperture.virtual) in cleanup()
451 iounmap((void __iomem *)dinfo->aperture.virtual); in cleanup()
456 release_mem_region(dinfo->aperture.physical, in cleanup()
457 dinfo->aperture.size); in cleanup()
537 dinfo->aperture.physical = pci_resource_start(pdev, aperture_bar); in intelfb_pci_register()
538 dinfo->aperture.size = pci_resource_len(pdev, aperture_bar); in intelfb_pci_register()
540 DBG_MSG("fb aperture: 0x%llx/0x%llx, MMIO region: 0x%llx/0x%llx\n", in intelfb_pci_register()
547 if (!request_mem_region(dinfo->aperture.physical, dinfo->aperture.size, in intelfb_pci_register()
579 INF_MSG("%02x:%02x.%d: %s, aperture size %dMB, " in intelfb_pci_register()
645 /* ioremap only up to the end of used aperture */ in intelfb_pci_register()
[all …]
/linux-5.10/Documentation/userspace-api/media/v4l/
Dext-ctrls-camera.rst30 aperture. The effect of manual changes of the exposure time or iris
31 aperture while these features are enabled is undefined, drivers
41 - Automatic exposure time, automatic iris aperture.
73 compensation by adjusting absolute exposure time and/or aperture.
242 This control sets the camera's aperture to the specified value. The
247 This control modifies the camera's aperture by the specified amount.
374 camera determines best exposure, aperture, focusing, light metering,
424 - Landscape. The camera may choose a small aperture to provide deep
441 - Portrait. The camera adjusts the aperture so that the depth of
/linux-5.10/drivers/ntb/hw/idt/
DKconfig19 with chosen valid aperture. For memory windows related BARs the
20 aperture settings shall determine the maximum size of memory windows
/linux-5.10/Documentation/devicetree/bindings/memory-controllers/
Dnvidia,tegra20-mc.txt6 the controller's registers and the GART aperture respectively.
24 0x58000000 0x02000000>; /* GART aperture */

123456789