Home
last modified time | relevance | path

Searched full:vector (Results 1 – 25 of 1953) sorted by relevance

12345678910>>...79

/linux-6.8/drivers/gpu/drm/amd/display/dc/basics/
Dvector.c27 #include "include/vector.h"
30 struct vector *vector, in dal_vector_construct() argument
35 vector->container = NULL; in dal_vector_construct()
43 vector->container = kcalloc(capacity, struct_size, GFP_KERNEL); in dal_vector_construct()
44 if (vector->container == NULL) in dal_vector_construct()
46 vector->capacity = capacity; in dal_vector_construct()
47 vector->struct_size = struct_size; in dal_vector_construct()
48 vector->count = 0; in dal_vector_construct()
49 vector->ctx = ctx; in dal_vector_construct()
53 static bool dal_vector_presized_costruct(struct vector *vector, in dal_vector_presized_costruct() argument
[all …]
/linux-6.8/drivers/gpu/drm/amd/display/include/
Dvector.h29 struct vector { struct
38 struct vector *vector, argument
43 struct vector *dal_vector_create(
49 * each "structure" in the vector will contain zeros by default. */
50 struct vector *dal_vector_presized_create(
57 struct vector *vector);
60 struct vector **vector);
63 const struct vector *vector);
73 struct vector *vector,
78 struct vector *vector,
[all …]
/linux-6.8/arch/x86/include/asm/trace/
Dirq_vectors.h15 TP_PROTO(int vector),
17 TP_ARGS(vector),
20 __field( int, vector )
24 __entry->vector = vector;
27 TP_printk("vector=%d", __entry->vector) );
31 TP_PROTO(int vector), \
32 TP_ARGS(vector), NULL, NULL); \
34 TP_PROTO(int vector), \
35 TP_ARGS(vector), NULL, NULL);
39 * vector handler
[all …]
Dhyperv.h61 int vector),
62 TP_ARGS(cpus, vector),
65 __field(int, vector)
68 __entry->vector = vector;
70 TP_printk("ncpus %d vector %x",
71 __entry->ncpus, __entry->vector)
76 int vector),
77 TP_ARGS(cpu, vector),
80 __field(int, vector)
83 __entry->vector = vector;
[all …]
/linux-6.8/arch/x86/include/asm/
Didtentry.h19 * @vector: Vector number (ignored for C)
31 #define DECLARE_IDTENTRY(vector, func) \ argument
71 * @vector: Vector number (ignored for C)
82 #define DECLARE_IDTENTRY_ERRORCODE(vector, func) \ argument
115 * @vector: Vector number (ignored for C)
120 #define DECLARE_IDTENTRY_RAW(vector, func) \ argument
121 DECLARE_IDTENTRY(vector, func)
143 * @vector: Vector number (ignored for C)
148 #define DECLARE_IDTENTRY_RAW_ERRORCODE(vector, func) \ argument
149 DECLARE_IDTENTRY_ERRORCODE(vector, func)
[all …]
/linux-6.8/Documentation/arch/arm64/
Dsme.rst21 * PSTATE.SM, PSTATE.ZA, the streaming mode vector length, the ZA and (when
24 * The presence of SME is reported to userspace via HWCAP2_SME in the aux vector
30 aux vector AT_HWCAP2 entry. Presence of this flag implies the presence of
75 2. Vector lengths
78 SME defines a second vector length similar to the SVE vector length which is
81 mode SVE vector.
109 * All other SME state of a thread, including the currently configured vector
110 length, the state of the PR_SME_VL_INHERIT flag, and the deferred vector
127 the thread's vector length (in za_context.vl).
167 * The vector length cannot be changed via signal return. If za_context.vl in
[all …]
Dsve.rst2 Scalable Vector Extension support for AArch64 Linux
10 order to support use of the ARM Scalable Vector Extension (SVE), including
25 * SVE registers Z0..Z31, P0..P15 and FFR and the current vector length VL, are
32 * The presence of SVE is reported to userspace via HWCAP_SVE in the aux vector
46 be reported in the AT_HWCAP2 aux vector entry. In addition to this,
64 reported in the AT_HWCAP2 aux vector entry. Among other things SME adds
66 separate SME vector length and the same Z/V registers. See sme.rst
90 2. Vector length terminology
93 The size of an SVE vector (Z) register is referred to as the "vector length".
95 To avoid confusion about the units used to express vector length, the kernel
[all …]
/linux-6.8/arch/x86/hyperv/
Dhv_apic.c107 static bool __send_ipi_mask_ex(const struct cpumask *mask, int vector, in __send_ipi_mask_ex() argument
124 ipi_arg->vector = vector; in __send_ipi_mask_ex()
157 static bool __send_ipi_mask(const struct cpumask *mask, int vector, in __send_ipi_mask() argument
165 trace_hyperv_send_ipi_mask(mask, vector); in __send_ipi_mask()
184 if ((vector < HV_IPI_LOW_VECTOR) || (vector > HV_IPI_HIGH_VECTOR)) in __send_ipi_mask()
200 ipi_arg.vector = vector; in __send_ipi_mask()
220 status = hv_do_fast_hypercall16(HVCALL_SEND_IPI, ipi_arg.vector, in __send_ipi_mask()
225 return __send_ipi_mask_ex(mask, vector, exclude_self); in __send_ipi_mask()
228 static bool __send_ipi_one(int cpu, int vector) in __send_ipi_one() argument
233 trace_hyperv_send_ipi_one(cpu, vector); in __send_ipi_one()
[all …]
/linux-6.8/arch/x86/kernel/apic/
Dipi.c51 void apic_send_IPI_allbutself(unsigned int vector) in apic_send_IPI_allbutself() argument
57 __apic_send_IPI_allbutself(vector); in apic_send_IPI_allbutself()
59 __apic_send_IPI_mask_allbutself(cpu_online_mask, vector); in apic_send_IPI_allbutself()
152 static void __default_send_IPI_shortcut(unsigned int shortcut, int vector) in __default_send_IPI_shortcut() argument
156 * safe_apic_wait_icr_idle() for the NMI vector as there have been in __default_send_IPI_shortcut()
160 if (unlikely(vector == NMI_VECTOR)) in __default_send_IPI_shortcut()
166 native_apic_mem_write(APIC_ICR, __prepare_ICR(shortcut, vector, 0)); in __default_send_IPI_shortcut()
173 void __default_send_IPI_dest_field(unsigned int dest_mask, int vector, in __default_send_IPI_dest_field() argument
177 if (unlikely(vector == NMI_VECTOR)) in __default_send_IPI_dest_field()
185 native_apic_mem_write(APIC_ICR, __prepare_ICR(0, vector, dest_mode)); in __default_send_IPI_dest_field()
[all …]
Dlocal.h17 void __x2apic_send_IPI_dest(unsigned int apicid, int vector, unsigned int dest);
22 void x2apic_send_IPI_all(int vector);
23 void x2apic_send_IPI_allbutself(int vector);
24 void x2apic_send_IPI_self(int vector);
31 static inline unsigned int __prepare_ICR(unsigned int shortcut, int vector, in __prepare_ICR() argument
36 switch (vector) { in __prepare_ICR()
38 icr |= APIC_DM_FIXED | vector; in __prepare_ICR()
56 void __default_send_IPI_dest_field(unsigned int mask, int vector, unsigned int dest);
58 void default_send_IPI_single(int cpu, int vector);
59 void default_send_IPI_single_phys(int cpu, int vector);
[all …]
Dvector.c28 unsigned int vector; member
128 static void apic_update_irq_cfg(struct irq_data *irqd, unsigned int vector, in apic_update_irq_cfg() argument
135 apicd->hw_irq_cfg.vector = vector; in apic_update_irq_cfg()
138 trace_vector_config(irqd->irq, vector, cpu, in apic_update_irq_cfg()
151 trace_vector_update(irqd->irq, newvec, newcpu, apicd->vector, in apic_update_vector()
155 * If there is no vector associated or if the associated vector is in apic_update_vector()
156 * the shutdown vector, which is associated to make PCI/MSI in apic_update_vector()
161 if (!apicd->vector || apicd->vector == MANAGED_IRQ_SHUTDOWN_VECTOR) in apic_update_vector()
164 * If the target CPU of the previous vector is online, then mark in apic_update_vector()
165 * the vector as move in progress and store it for cleanup when the in apic_update_vector()
[all …]
Dx2apic_phys.c44 static void x2apic_send_IPI(int cpu, int vector) in x2apic_send_IPI() argument
50 __x2apic_send_IPI_dest(dest, vector, APIC_DEST_PHYSICAL); in x2apic_send_IPI()
54 __x2apic_send_IPI_mask(const struct cpumask *mask, int vector, int apic_dest) in __x2apic_send_IPI_mask() argument
70 vector, APIC_DEST_PHYSICAL); in __x2apic_send_IPI_mask()
75 static void x2apic_send_IPI_mask(const struct cpumask *mask, int vector) in x2apic_send_IPI_mask() argument
77 __x2apic_send_IPI_mask(mask, vector, APIC_DEST_ALLINC); in x2apic_send_IPI_mask()
81 x2apic_send_IPI_mask_allbutself(const struct cpumask *mask, int vector) in x2apic_send_IPI_mask_allbutself() argument
83 __x2apic_send_IPI_mask(mask, vector, APIC_DEST_ALLBUT); in x2apic_send_IPI_mask_allbutself()
86 static void __x2apic_send_IPI_shorthand(int vector, u32 which) in __x2apic_send_IPI_shorthand() argument
88 unsigned long cfg = __prepare_ICR(which, vector, 0); in __x2apic_send_IPI_shorthand()
[all …]
Dmsi.c46 /* Allocate a new target vector */ in msi_set_affinity()
53 * to a different destination CPU and a different vector has to be in msi_set_affinity()
60 * - The new vector is the same as the old vector in msi_set_affinity()
61 * - The old vector is MANAGED_IRQ_SHUTDOWN_VECTOR (interrupt starts up) in msi_set_affinity()
66 cfg->vector == old_cfg.vector || in msi_set_affinity()
67 old_cfg.vector == MANAGED_IRQ_SHUTDOWN_VECTOR || in msi_set_affinity()
84 * Redirect the interrupt to the new vector on the current CPU in msi_set_affinity()
85 * first. This might cause a spurious interrupt on this vector if in msi_set_affinity()
89 * If the vector is in use then the installed device handler will in msi_set_affinity()
92 * anyway. If the vector is unused, then it is marked so it won't in msi_set_affinity()
[all …]
/linux-6.8/drivers/net/wireless/ti/wl12xx/
Devent.c37 u32 vector; in wl12xx_process_mailbox_events() local
40 vector = le32_to_cpu(mbox->events_vector); in wl12xx_process_mailbox_events()
41 vector &= ~(le32_to_cpu(mbox->events_mask)); in wl12xx_process_mailbox_events()
43 wl1271_debug(DEBUG_EVENT, "MBOX vector: 0x%x", vector); in wl12xx_process_mailbox_events()
45 if (vector & SCAN_COMPLETE_EVENT_ID) { in wl12xx_process_mailbox_events()
53 if (vector & PERIODIC_SCAN_REPORT_EVENT_ID) { in wl12xx_process_mailbox_events()
61 if (vector & PERIODIC_SCAN_COMPLETE_EVENT_ID) in wl12xx_process_mailbox_events()
64 if (vector & SOFT_GEMINI_SENSE_EVENT_ID) in wl12xx_process_mailbox_events()
68 if (vector & BSS_LOSE_EVENT_ID) in wl12xx_process_mailbox_events()
71 if (vector & RSSI_SNR_TRIGGER_0_EVENT_ID) in wl12xx_process_mailbox_events()
[all …]
/linux-6.8/arch/arc/kernel/
Dentry-arcv2.S22 #define VECTOR .word macro
24 ;############################ Vector Table #################################
26 .section .vector,"a",@progbits
30 VECTOR res_service ; Reset Vector label
31 VECTOR mem_service ; Mem exception label
32 VECTOR instr_service ; Instrn Error label
33 VECTOR EV_MachineCheck ; Fatal Machine check label
34 VECTOR EV_TLBMissI ; Intruction TLB miss label
35 VECTOR EV_TLBMissD ; Data TLB miss label
36 VECTOR EV_TLBProtV ; Protection Violation label
[all …]
/linux-6.8/drivers/net/wireless/ti/wl18xx/
Devent.c119 u32 vector; in wl18xx_process_mailbox_events() local
121 vector = le32_to_cpu(mbox->events_vector); in wl18xx_process_mailbox_events()
122 wl1271_debug(DEBUG_EVENT, "MBOX vector: 0x%x", vector); in wl18xx_process_mailbox_events()
124 if (vector & SCAN_COMPLETE_EVENT_ID) { in wl18xx_process_mailbox_events()
132 if (vector & TIME_SYNC_EVENT_ID) in wl18xx_process_mailbox_events()
139 if (vector & RADAR_DETECTED_EVENT_ID) { in wl18xx_process_mailbox_events()
148 if (vector & PERIODIC_SCAN_REPORT_EVENT_ID) { in wl18xx_process_mailbox_events()
156 if (vector & PERIODIC_SCAN_COMPLETE_EVENT_ID) in wl18xx_process_mailbox_events()
159 if (vector & RSSI_SNR_TRIGGER_0_EVENT_ID) in wl18xx_process_mailbox_events()
162 if (vector & BA_SESSION_RX_CONSTRAINT_EVENT_ID) in wl18xx_process_mailbox_events()
[all …]
/linux-6.8/Documentation/arch/riscv/
Dvector.rst4 Vector Extension Support for RISC-V Linux
8 order to support the use of the RISC-V Vector Extension.
14 status for the use of Vector in userspace. The intended usage guideline for
22 auxiliary vector.
26 Sets the Vector enablement status of the calling thread, where the control
37 * :c:macro:`PR_RISCV_V_VSTATE_CTRL_ON`: Allow Vector to be run for the
40 * :c:macro:`PR_RISCV_V_VSTATE_CTRL_OFF`: Disallow Vector. Executing Vector
54 Vector enablement status for the calling thread. The calling thread is
55 not able to turn off Vector once it has been enabled. The prctl() call
62 Vector enablement setting for the calling thread at the next execve()
[all …]
/linux-6.8/arch/s390/include/asm/
Dvx-insn-asm.h3 * Support for Vector Instructions
6 * vector instructions that are supported by recent binutils (>= 2.26) only.
21 /* Macros to generate vector instruction byte code */
83 /* VX_NUM - Retrieve vector register number
88 * The vector register number is used for as input number to the
195 /* RXB - Compute most significant bit used vector registers
198 * @v1: First vector register designated operand
199 * @v2: Second vector register designated operand
200 * @v3: Third vector register designated operand
201 * @v4: Fourth vector register designated operand
[all …]
/linux-6.8/arch/sh/kernel/cpu/sh2a/
Dex.S5 * The SH-2A exception vector table
13 ! convert Exception Vector to Exception Number
57 ! Exception Vector Base
61 vector = 0 define
63 .long exception_entry0 + vector * 6
64 vector = vector + 1 define
66 vector = 0 define
68 .long exception_entry1 + vector * 6
69 vector = vector + 1 define
/linux-6.8/arch/riscv/kvm/
Dvcpu_vector.c16 #include <asm/vector.h>
27 WARN_ON(!cntx->vector.datap); in kvm_riscv_vcpu_vector_reset()
28 memset(cntx->vector.datap, 0, riscv_v_vsize); in kvm_riscv_vcpu_vector_reset()
76 cntx->vector.datap = kmalloc(riscv_v_vsize, GFP_KERNEL); in kvm_riscv_vcpu_alloc_vector_context()
77 if (!cntx->vector.datap) in kvm_riscv_vcpu_alloc_vector_context()
79 cntx->vector.vlenb = riscv_v_vsize / 32; in kvm_riscv_vcpu_alloc_vector_context()
81 vcpu->arch.host_context.vector.datap = kzalloc(riscv_v_vsize, GFP_KERNEL); in kvm_riscv_vcpu_alloc_vector_context()
82 if (!vcpu->arch.host_context.vector.datap) in kvm_riscv_vcpu_alloc_vector_context()
90 kfree(vcpu->arch.guest_reset_context.vector.datap); in kvm_riscv_vcpu_free_vector_context()
91 kfree(vcpu->arch.host_context.vector.datap); in kvm_riscv_vcpu_free_vector_context()
[all …]
/linux-6.8/include/trace/events/
Dosnoise.h39 TP_PROTO(int vector, u64 start, u64 duration),
41 TP_ARGS(vector, start, duration),
46 __field( int, vector )
50 __entry->vector = vector;
56 show_softirq_name(__entry->vector),
57 __entry->vector,
65 TP_PROTO(int vector, const char *desc, u64 start, u64 duration),
67 TP_ARGS(vector, desc, start, duration),
73 __field( int, vector )
79 __entry->vector = vector;
[all …]
/linux-6.8/drivers/s390/cio/
Dairq.c120 * airq_iv_create - create an interrupt vector
121 * @bits: number of bits in the interrupt vector
125 * Returns a pointer to an interrupt vector structure
145 iv->vector = dma_pool_zalloc(airq_iv_cache, GFP_KERNEL, in airq_iv_create()
147 if (!iv->vector) in airq_iv_create()
150 iv->vector = vec; in airq_iv_create()
152 iv->vector = cio_dma_zalloc(size); in airq_iv_create()
153 if (!iv->vector) in airq_iv_create()
188 if (iv->flags & AIRQ_IV_CACHELINE && iv->vector) in airq_iv_create()
189 dma_pool_free(airq_iv_cache, iv->vector, iv->vector_dma); in airq_iv_create()
[all …]
/linux-6.8/arch/x86/crypto/
DKconfig67 - AVX (Advanced Vector Extensions)
78 - AVX2 (Advanced Vector Extensions 2)
93 - AVX (Advanced Vector Extensions)
111 - AVX (Advanced Vector Extensions)
174 - AVX (Advanced Vector Extensions)
187 - AVX2 (Advanced Vector Extensions 2)
204 - AVX (Advanced Vector Extensions)
226 - AVX2 (Advanced Vector Extensions 2)
285 - AVX (Advanced Vector Extensions)
302 - AVX (Advanced Vector Extensions)
[all …]
/linux-6.8/include/media/
Dv4l2-vp9.h16 * struct v4l2_vp9_frame_mv_context - motion vector-related probabilities
18 * @joint: motion vector joint probabilities.
19 * @sign: motion vector sign probabilities.
20 * @classes: motion vector class probabilities.
21 * @class0_bit: motion vector class0 bit probabilities.
22 * @bits: motion vector bits probabilities.
23 * @class0_fr: motion vector class0 fractional bit probabilities.
24 * @fr: motion vector fractional bit probabilities.
25 * @class0_hp: motion vector class0 high precision fractional bit probabilities.
26 * @hp: motion vector high precision fractional bit probabilities.
[all …]
/linux-6.8/arch/s390/include/asm/fpu/
Dapi.h9 * use of floating-point or vector registers and instructions.
11 * 2. For kernel_fpu_begin(), specify the vector register range you want to
15 * half of the vector registers, for example, specify KERNEL_VXR_LOW.
17 * prefer using the upper half of the vector registers, for example,
21 * does not require to save and restore vector registers because of
25 * includes logic to save and restore up to 16 vector registers at once.
28 * struct kernel_fpu states. Vector registers that are in use by outer
30 * effort by choosing disjoint vector register ranges.
32 * 5. To use vector floating-point instructions, specify the KERNEL_FPC
34 * vector register range.
[all …]

12345678910>>...79