Home
last modified time | relevance | path

Searched full:m2 (Results 1 – 25 of 323) sorted by relevance

12345678910>>...13

/linux-6.8/arch/sparc/kernel/
Dtraps_64.c1096 #define M2 144 macro
1101 /*00*/NONE, C0, C1, M2, C2, M2, M3, 47, C3, M2, M2, 53, M2, 41, 29, M,
1102 /*01*/C4, M, M, 50, M2, 38, 25, M2, M2, 33, 24, M2, 11, M, M2, 16,
1103 /*02*/C5, M, M, 46, M2, 37, 19, M2, M, 31, 32, M, 7, M2, M2, 10,
1104 /*03*/M2, 40, 13, M2, 59, M, M2, 66, M, M2, M2, 0, M2, 67, 71, M,
1105 /*04*/C6, M, M, 43, M, 36, 18, M, M2, 49, 15, M, 63, M2, M2, 6,
1106 /*05*/M2, 44, 28, M2, M, M2, M2, 52, 68, M2, M2, 62, M2, M3, M3, M4,
1107 /*06*/M2, 26, 106, M2, 64, M, M2, 2, 120, M, M2, M3, M, M3, M3, M4,
1108 /*07*/116, M2, M2, M3, M2, M3, M, M4, M2, 58, 54, M2, M, M4, M4, M3,
1109 /*08*/C7, M2, M, 42, M, 35, 17, M2, M, 45, 14, M2, 21, M2, M2, 5,
[all …]
/linux-6.8/drivers/gpu/drm/nouveau/nvkm/subdev/clk/
Dpllnv04.c151 int M1, N1, M2, N2, log2P; in getMNP_double() local
177 for (M2 = minM2; M2 <= maxM2; M2++) { in getMNP_double()
178 if (calcclk1/M2 < minU2) in getMNP_double()
180 if (calcclk1/M2 > maxU2) in getMNP_double()
184 N2 = (clkP * M2 + calcclk1/2) / calcclk1; in getMNP_double()
192 if (N2/M2 < 4 || N2/M2 > 10) in getMNP_double()
195 calcclk2 = calcclk1 * N2 / M2; in getMNP_double()
214 *pM2 = M2; in getMNP_double()
228 int *N1, int *M1, int *N2, int *M2, int *P) in nv04_pll_calc() argument
236 *M2 = 1; in nv04_pll_calc()
[all …]
Dnv40.c62 int M2 = (coef & 0x00ff0000) >> 16; in read_pll_2() local
71 if (M2) in read_pll_2()
72 khz = khz * N2 / M2; in read_pll_2()
125 int *N1, int *M1, int *N2, int *M2, int *log2P) in nv40_clk_calc_pll() argument
138 ret = nv04_pll_calc(subdev, &pll, khz, N1, M1, N2, M2, log2P); in nv40_clk_calc_pll()
151 int N1, M1, N2, M2, log2P; in nv40_clk_calc() local
156 &N1, &M1, &N2, &M2, &log2P); in nv40_clk_calc()
160 if (N2 == M2) { in nv40_clk_calc()
165 clk->npll_coef = (N2 << 24) | (M2 << 16) | (N1 << 8) | M1; in nv40_clk_calc()
Dnv04.c35 int N1, M1, N2, M2, P; in nv04_clk_pll_calc() local
36 int ret = nv04_pll_calc(&clock->subdev, info, clk, &N1, &M1, &N2, &M2, &P); in nv04_clk_pll_calc()
42 pv->M2 = M2; in nv04_clk_pll_calc()
/linux-6.8/tools/testing/selftests/tc-testing/tc-tests/qdiscs/
Dhfsc.json38 … "matchPattern": "class hfsc 1:1 parent 1: sc m1 0bit d 0us m2 20Kbit ul m1 0bit d 0us m2 10Kbit",
60 …matchPattern": "class hfsc 1:1 parent 1: sc m1 2464Kbit d 5ms m2 10Kbit ul m1 0bit d 0us m2 10Kbit…
82 … "matchPattern": "class hfsc 1:1 parent 1: rt m1 0bit d 0us m2 20Kbit ls m1 0bit d 0us m2 10Kbit",
104 …matchPattern": "class hfsc 1:1 parent 1: rt m1 2464Kbit d 5ms m2 10Kbit ls m1 0bit d 0us m2 10Kbit…
167 … "matchPattern": "class hfsc 1:1 parent 1: sc m1 0bit d 0us m2 8bit.*rt m1 0bit d 0us m2 8bit",
/linux-6.8/drivers/video/fbdev/omap2/omapfb/dss/
Dhdmi_pll.c45 unsigned n, m, mf, m2, sd; in hdmi_pll_compute() local
59 /* adjust m2 so that the clkdco will be high enough */ in hdmi_pll_compute()
61 m2 = DIV_ROUND_UP(min_dco, target_bitclk); in hdmi_pll_compute()
62 if (m2 == 0) in hdmi_pll_compute()
63 m2 = 1; in hdmi_pll_compute()
65 target_clkdco = target_bitclk * m2; in hdmi_pll_compute()
79 clkout = clkdco / m2; in hdmi_pll_compute()
84 DSSDBG("N = %u, M = %u, M.f = %u, M2 = %u, SD = %u\n", in hdmi_pll_compute()
85 n, m, mf, m2, sd); in hdmi_pll_compute()
91 pi->mX[0] = m2; in hdmi_pll_compute()
/linux-6.8/Documentation/devicetree/bindings/arm/
Dapple.yaml22 Devices based on the "M2" SoC:
24 - MacBook Air (M2, 2022)
25 - MacBook Pro (13-inch, M2, 2022)
26 - Mac mini (M2, 2023)
79 - description: Apple M2 SoC based platforms
82 - apple,j413 # MacBook Air (M2, 2022)
83 - apple,j473 # Mac mini (M2, 2023)
84 - apple,j493 # MacBook Pro (13-inch, M2, 2022)
Dsunxi.yaml89 - description: BananaPi M2
91 - const: sinovoip,bpi-m2
94 - description: BananaPi M2 Berry
96 - const: sinovoip,bpi-m2-berry
99 - description: BananaPi M2 Plus
101 - const: sinovoip,bpi-m2-plus
104 - description: BananaPi M2 Plus
106 - const: sinovoip,bpi-m2-plus
109 - description: BananaPi M2 Plus v1.2
111 - const: bananapi,bpi-m2-plus-v1.2
[all …]
/linux-6.8/drivers/gpu/drm/i915/display/
Dintel_dpll.c35 } dot, vco, n, m, m1, m2, p, p1; member
48 .m2 = { .min = 6, .max = 16 },
61 .m2 = { .min = 6, .max = 16 },
74 .m2 = { .min = 6, .max = 16 },
87 .m2 = { .min = 3, .max = 7 },
100 .m2 = { .min = 3, .max = 7 },
114 .m2 = { .min = 5, .max = 11 },
129 .m2 = { .min = 5, .max = 11 },
142 .m2 = { .min = 5, .max = 11 },
156 .m2 = { .min = 5, .max = 11 },
[all …]
/linux-6.8/arch/arm/boot/dts/allwinner/
DMakefile102 sun6i-a31s-sinovoip-bpi-m2.dtb \
116 sun6i-a31s-sinovoip-bpi-m2.dtb \
185 DTC_FLAGS_sun8i-h3-bananapi-m2-plus := -@
199 DTC_FLAGS_sun8i-h3-bananapi-m2-plus-v1.2 := -@
221 sun8i-h2-plus-bananapi-m2-zero.dtb \
225 sun8i-h3-bananapi-m2-plus.dtb \
226 sun8i-h3-bananapi-m2-plus-v1.2.dtb \
251 sun8i-r40-bananapi-m2-ultra.dtb \
262 sun8i-v40-bananapi-m2-berry.dtb
283 sun8i-h2-plus-bananapi-m2-zero.dtb \
[all …]
Dsun8i-h3-bananapi-m2-plus-v1.2.dts8 #include "sunxi-bananapi-m2-plus-v1.2.dtsi"
11 model = "Banana Pi BPI-M2-Plus v1.2 H3";
12 compatible = "bananapi,bpi-m2-plus-v1.2", "allwinner,sun8i-h3";
Dsun8i-h3-bananapi-m2-plus.dts45 #include "sunxi-bananapi-m2-plus.dtsi"
48 model = "Banana Pi BPI-M2-Plus H3";
49 compatible = "sinovoip,bpi-m2-plus", "allwinner,sun8i-h3";
/linux-6.8/drivers/clk/meson/
Dclk-dualdiv.c43 return DIV_ROUND_CLOSEST(parent_rate * (p->m1 + p->m2), in __dualdiv_param_to_rate()
44 p->n1 * p->m1 + p->n2 * p->m2); in __dualdiv_param_to_rate()
58 setting.m2 = meson_parm_read(clk->map, &dualdiv->m2) + 1; in meson_clk_dualdiv_recalc_rate()
123 meson_parm_write(clk->map, &dualdiv->m2, setting->m2 - 1); in meson_clk_dualdiv_set_rate()
/linux-6.8/Documentation/i2c/
Di2c-topology.rst201 '--------' | | mux M1 |--. | mux M2 |--. .--------.
209 and specifically when M2 requests its parent to lock, M1 passes
212 This topology is bad if M2 is an auto-closing mux and M1->select
214 through and be seen by the M2 adapter, thus closing M2 prematurely.
225 '--------' | | mux M1 |--. | mux M2 |--. .--------.
248 '--------' | | mux M1 |--. | mux M2 |--. .--------.
260 be avoided. The reason is that M2 probably assumes that there will
262 if there are, any such transfers might appear on the slave side of M2
266 The topology is especially troublesome if M2 is an auto-closing
267 mux. In that case, any interleaved accesses to D4 might close M2
[all …]
/linux-6.8/arch/arm64/boot/dts/ti/
Dk3-am6548-iot2050-advanced-m2.dts20 compatible = "siemens,iot2050-advanced-m2", "ti,am654";
21 model = "SIMATIC IOT2050 Advanced M2";
36 main_pmx0_m2_config_pins_default: main-pmx0-m2-config-default-pins {
43 main_m2_pcie_mux_control: main-m2-pcie-mux-control-default-pins {
53 main_pmx1_m2_config_pins_default: main-pmx1-m2-config-default-pins {
/linux-6.8/drivers/net/ethernet/broadcom/bnx2x/
Dbnx2x_fw_defs.h20 IRO[157].m2))
23 IRO[158].m2))
29 (IRO[143].base + ((hcIndex) * IRO[143].m1) + ((sbId) * IRO[143].m2))
32 * IRO[142].m2) + ((sbId) * IRO[142].m3))
39 (IRO[317].base + ((pfId) * IRO[317].m1) + ((iscsiEqId) * IRO[317].m2))
41 (IRO[319].base + ((pfId) * IRO[319].m1) + ((iscsiEqId) * IRO[319].m2))
43 (IRO[318].base + ((pfId) * IRO[318].m1) + ((iscsiEqId) * IRO[318].m2))
45 (IRO[320].base + ((pfId) * IRO[320].m1) + ((iscsiEqId) * IRO[320].m2))
47 (IRO[316].base + ((pfId) * IRO[316].m1) + ((iscsiEqId) * IRO[316].m2))
49 (IRO[322].base + ((pfId) * IRO[322].m1) + ((iscsiEqId) * IRO[322].m2))
[all …]
/linux-6.8/arch/arm64/boot/dts/allwinner/
Dsun50i-h5-bananapi-m2-plus.dts6 #include <arm/allwinner/sunxi-bananapi-m2-plus.dtsi>
9 model = "Banana Pi BPI-M2-Plus H5";
10 compatible = "sinovoip,bpi-m2-plus", "allwinner,sun50i-h5";
Dsun50i-h5-bananapi-m2-plus-v1.2.dts7 #include <arm/allwinner/sunxi-bananapi-m2-plus-v1.2.dtsi>
10 model = "Banana Pi BPI-M2-Plus v1.2 H5";
11 compatible = "bananapi,bpi-m2-plus-v1.2", "allwinner,sun50i-h5";
/linux-6.8/arch/arm64/boot/dts/freescale/
Dimx8mm-data-modul-edm-sbc.dts211 "", "M2-B_PCIE_RST#", "M2-B_PCIE_WAKE#", "RTC_IRQ#",
212 "WDOG_KICK#", "M2-B_PCIE_CLKREQ#",
222 "M2-B_FULL_CARD_PWROFF_1V8#", "EEPROM_WP_1V8#",
225 "M2-B_W_DISABLE1_WWAN_1V8#", "M2-B_W_DISABLE2_GPS_1V8#",
237 "", "", "", "M2-B_WAKE_WWAN_1V8#",
238 "M2-B_RESET_1V8#", "", "", "",
693 /* M2-B_RESET_1V8# */
695 /* M2-B_PCIE_RST# */
697 /* M2-B_FULL_CARD_PWROFF_1V8# */
699 /* M2-B_W_DISABLE1_WWAN_1V8# */
[all …]
/linux-6.8/arch/mips/kernel/
Dr4k-bugs64.c48 int m1, m2; in mult_sh_align_mod() local
55 * what the values of m1, m2 and s are and what lv2 and p are in mult_sh_align_mod()
72 : "=r" (m1), "=r" (m2), "=r" (s) in mult_sh_align_mod()
93 : "r" (m1), "r" (m2), "r" (s), "I" (0) in mult_sh_align_mod()
95 /* We have to use single integers for m1 and m2 and a double in mult_sh_align_mod()
103 : "=r" (m1), "=r" (m2), "=r" (s) in mult_sh_align_mod()
104 : "0" (m1), "1" (m2), "2" (s)); in mult_sh_align_mod()
106 p = m1 * m2; in mult_sh_align_mod()
/linux-6.8/drivers/gpu/drm/omapdrm/dss/
Dpll.c270 * clkout = clkdco / m2
278 unsigned int n, m, mf, m2, sd; in dss_pll_calc_b() local
287 /* adjust m2 so that the clkdco will be high enough */ in dss_pll_calc_b()
289 m2 = DIV_ROUND_UP(min_dco, target_clkout); in dss_pll_calc_b()
290 if (m2 == 0) in dss_pll_calc_b()
291 m2 = 1; in dss_pll_calc_b()
293 target_clkdco = target_clkout * m2; in dss_pll_calc_b()
307 clkout = clkdco / m2; in dss_pll_calc_b()
312 DSSDBG("N = %u, M = %u, M.f = %u, M2 = %u, SD = %u\n", in dss_pll_calc_b()
313 n, m, mf, m2, sd); in dss_pll_calc_b()
[all …]
/linux-6.8/arch/arm64/boot/dts/apple/
Dt8112-jxxx.dtsi3 * Apple M2 MacBook Air/Pro (M2, 2022)
5 * This file contains parts common to all Apple M2 devices using the t8112.
/linux-6.8/crypto/
Drsa.c50 MPI m2, m12_or_qh; in _rsa_dec_crt() local
57 m2 = mpi_alloc(0); in _rsa_dec_crt()
59 if (!m2 || !m12_or_qh) in _rsa_dec_crt()
68 ret = mpi_powm(m2, c, key->dq, key->q); in _rsa_dec_crt()
73 mpi_sub(m12_or_qh, m_or_m1_or_h, m2); in _rsa_dec_crt()
78 mpi_addm(m_or_m1_or_h, m2, m12_or_qh, key->n); in _rsa_dec_crt()
84 mpi_free(m2); in _rsa_dec_crt()
/linux-6.8/tools/testing/selftests/powerpc/benchmarks/
Dcontext_switch.c319 static unsigned long *m1, *m2; variable
326 m2 = &_m2; in futex_setup()
347 m2 = shmaddr + sizeof(*m1); in futex_setup()
351 *m2 = 0; in futex_setup()
354 mutex_lock(m2); in futex_setup()
363 mutex_lock(m2); in futex_thread1()
375 mutex_unlock(m2); in futex_thread2()
/linux-6.8/drivers/gpu/drm/gma500/
Dgma_display.c727 if (clock->m2 < limit->m2.min || limit->m2.max < clock->m2) in gma_pll_is_valid()
728 GMA_PLL_INVALID("m2 out of range"); in gma_pll_is_valid()
732 if (clock->m1 <= clock->m2 && clock->m1 != 0) in gma_pll_is_valid()
733 GMA_PLL_INVALID("m1 <= m2 && m1 != 0"); in gma_pll_is_valid()
784 for (clock.m2 = limit->m2.min; in gma_find_best_pll()
785 (clock.m2 < clock.m1 || clock.m1 == 0) && in gma_find_best_pll()
786 clock.m2 <= limit->m2.max; clock.m2++) { in gma_find_best_pll()

12345678910>>...13