| /linux/include/dt-bindings/clock/ |
| H A D | rk3128-cru.h | 139 #define HCLK_IEP 468 macro
|
| H A D | rk3228-cru.h | 137 #define HCLK_IEP 468 macro
|
| H A D | rv1108-cru.h | 153 #define HCLK_IEP 334 macro
|
| H A D | rk3328-cru.h | 200 #define HCLK_IEP 339 macro
|
| H A D | rk3288-cru.h | 186 #define HCLK_IEP 468 macro
|
| H A D | rk3368-cru.h | 173 #define HCLK_IEP 468 macro
|
| H A D | rockchip,rv1126-cru.h | 283 #define HCLK_IEP 219 macro
|
| H A D | rk3399-cru.h | 317 #define HCLK_IEP 477 macro
|
| H A D | rk3568-cru.h | 311 #define HCLK_IEP 247 macro
|
| /linux/Documentation/devicetree/bindings/power/ |
| H A D | rockchip,power-controller.yaml | 216 <&cru HCLK_IEP>;
|
| /linux/drivers/clk/rockchip/ |
| H A D | clk-rk3128.c | 470 GATE(HCLK_IEP, "hclk_iep", "hclk_vio", 0, RK2928_CLKGATE_CON(9), 7, GFLAGS),
|
| H A D | clk-rk3228.c | 544 GATE(HCLK_IEP, "hclk_iep", "hclk_vio_pre", 0, RK2928_CLKGATE_CON(13), 3, GFLAGS),
|
| H A D | clk-rv1108.c | 450 GATE(HCLK_IEP, "hclk_iep", "hclk_vio_pre", 0,
|
| H A D | clk-rk3328.c | 716 GATE(HCLK_IEP, "hclk_iep", "hclk_vio_pre", 0, RK3328_CLKGATE_CON(21), 7, GFLAGS),
|
| H A D | clk-rk3368.c | 742 GATE(HCLK_IEP, "hclk_iep", "hclk_vio", 0, RK3368_CLKGATE_CON(16), 3, GFLAGS),
|
| H A D | clk-rk3288.c | 790 GATE(HCLK_IEP, "hclk_iep", "hclk_vio", 0, RK3288_CLKGATE_CON(15), 3, GFLAGS),
|
| H A D | clk-rv1126.c | 759 GATE(HCLK_IEP, "hclk_iep", "hclk_pdvo", 0,
|
| H A D | clk-rk3568.c | 1123 GATE(HCLK_IEP, "hclk_iep", "hclk_rga_pre", 0,
|
| /linux/arch/arm64/boot/dts/rockchip/ |
| H A D | rk3368.dtsi | 664 <&cru HCLK_IEP>,
830 clocks = <&cru ACLK_IEP>, <&cru HCLK_IEP>;
|
| H A D | rk3399-base.dtsi | 1160 <&cru HCLK_IEP>;
1482 clocks = <&cru ACLK_IEP>, <&cru HCLK_IEP>;
|
| /linux/arch/arm/boot/dts/rockchip/ |
| H A D | rk322x.dtsi | 208 <&cru HCLK_IEP>,
712 clocks = <&cru ACLK_IEP>, <&cru HCLK_IEP>;
|
| H A D | rk3288.dtsi | 784 <&cru HCLK_IEP>,
997 clocks = <&cru ACLK_IEP>, <&cru HCLK_IEP>;
|
| H A D | rk3128.dtsi | 221 <&cru HCLK_IEP>,
|