| /src/sys/contrib/device-tree/Bindings/interrupt-controller/ |
| H A D | arm,gic-v3.yaml | 76 - GIC Redistributors (GICR), one range per redistributor region
178 GICR registers when the GIC redistributors are powered off.
248 <0x2f100000 0x200000>, // GICR
276 <0x2d000000 0x800000>, // GICR 1: CPUs 0-31
277 <0x2e000000 0x800000>, // GICR 2: CPUs 32-63
|
| /src/sys/arm64/arm64/ |
| H A D | gic_v3_acpi.c | 224 * No redistributors found, fall back to use the GICR in gic_v3_acpi_identify()
298 /* Fall back to use the distributor GICR base address */ in gic_v3_acpi_count_regions()
|
| H A D | gic_v3_var.h | 58 * series of contiguous pages (i.e. from each ACPI MADT GICC's GICR
|
| /src/sys/contrib/device-tree/src/arm64/intel/ |
| H A D | keembay-soc.dtsi | 58 <0x0 0x20580000 0x0 0x80000>; /* GICR */
|
| /src/sys/contrib/device-tree/src/arm64/marvell/ |
| H A D | armada-ap810-ap0.dtsi | 58 <0x3060000 0x100000>, /* GICR */
|
| H A D | ac5-98dx25xx.dtsi | 338 <0x0 0x80660000 0x0 0x40000>; /* GICR */
|
| /src/sys/contrib/device-tree/src/arm64/cavium/ |
| H A D | thunder2-99xx.dtsi | 67 <0x04 0x01000000 0x0 0x1000000>; /* GICR */
|
| H A D | thunder-88xx.dtsi | 389 <0x8010 0x80000000 0x0 0x600000>; /* GICR */
|
| /src/sys/contrib/device-tree/src/arm64/amd/ |
| H A D | elba.dtsi | 147 <0x0 0xa00000 0x0 0x200000>, /* GICR */
|
| /src/sys/contrib/device-tree/src/arm64/freescale/ |
| H A D | imx8dxl.dtsi | 94 <0x0 0x51b00000 0 0xc0000>; /* GICR (RD_base + SGI_base) */
|
| H A D | imx8qxp.dtsi | 161 <0x0 0x51b00000 0 0xc0000>; /* GICR (RD_base + SGI_base) */
|
| /src/sys/contrib/device-tree/src/arm64/amazon/ |
| H A D | alpine-v2.dtsi | 120 <0x0 0xf0280000 0x0 0x200000>, /* GICR */
|
| H A D | alpine-v3.dtsi | 326 <0x0 0xf0a00000 0 0x200000>, /* GICR */
|
| /src/sys/contrib/device-tree/src/arm64/sprd/ |
| H A D | ums9620.dtsi | 174 <0x0 0x12040000 0 0x100000>; /* GICR */
|
| H A D | sc9863a.dtsi | 159 <0x0 0x14040000 0 0x100000>; /* GICR */
|
| /src/sys/contrib/device-tree/src/arm64/al/ |
| H A D | alpine-v2.dtsi | 119 <0x0 0xf0280000 0x0 0x200000>, /* GICR */
|
| /src/sys/contrib/device-tree/src/arm64/mediatek/ |
| H A D | mt7981b.dtsi | 53 <0 0x0c080000 0 0x200000>; /* GICR */
|
| H A D | mt6779.dtsi | 126 <0 0x0c040000 0 0x200000>; /* GICR */
|
| H A D | mt6797.dtsi | 480 <0 0x19200000 0 0x200000>, /* GICR */
|
| /src/sys/contrib/device-tree/src/arm64/hisilicon/ |
| H A D | hip05.dtsi | 247 <0x0 0x8d100000 0 0x300000>, /* GICR */
|
| H A D | hip07.dtsi | 950 <0x0 0x4d100000 0x0 0x400000>, /* p0 GICR node 0 */
951 <0x0 0x6d100000 0x0 0x400000>, /* p0 GICR node 1 */
952 <0x400 0x4d100000 0x0 0x400000>, /* p1 GICR node 2 */
953 <0x400 0x6d100000 0x0 0x400000>, /* p1 GICR node 3 */
|
| /src/sys/contrib/device-tree/src/arm64/cix/ |
| H A D | sky1.dtsi | 294 <0x0 0x0e090000 0 0x300000>; /* GICR * 12 */
|
| /src/sys/contrib/device-tree/src/arm64/arm/ |
| H A D | morello.dtsi | 230 <0x0 0x300c0000 0x0 0x80000>; /* GICR */
|
| /src/usr.sbin/bhyve/aarch64/ |
| H A D | fdt.c | 198 /* GICR */ in fdt_add_gic()
|
| /src/sys/contrib/device-tree/src/arm64/nvidia/ |
| H A D | tegra264.dtsi | 278 <0x00 0x46080000 0x0 0x400000>; /* GICR */
|