Home
last modified time | relevance | path

Searched full:eic (Results 1 – 19 of 19) sorted by relevance

/linux-5.10/Documentation/devicetree/bindings/gpio/
Dgpio-eic-sprd.txt1 Spreadtrum EIC controller bindings
3 The EIC is the abbreviation of external interrupt controller, which can
4 be used only in input mode. The Spreadtrum platform has 2 EIC controllers,
5 one is in digital chip, and another one is in PMIC. The digital chip EIC
6 controller contains 4 sub-modules: EIC-debounce, EIC-latch, EIC-async and
7 EIC-sync. But the PMIC EIC controller contains only one EIC-debounce sub-
10 The EIC-debounce sub-module provides up to 8 source input signal
19 The EIC-latch sub-module is used to latch some special power down signals
20 and generate interrupts, since the EIC-latch does not depend on the APB
23 The EIC-async sub-module uses a 32kHz clock to capture the short signals
[all …]
/linux-5.10/drivers/hwmon/
Dsht21.c36 * @eic: cached electronic identification code text
45 char eic[18]; member
164 u8 eic[8]; in eic_read() local
186 eic[2] = rx[0]; in eic_read()
187 eic[3] = rx[2]; in eic_read()
188 eic[4] = rx[4]; in eic_read()
189 eic[5] = rx[6]; in eic_read()
197 eic[0] = rx[3]; in eic_read()
198 eic[1] = rx[4]; in eic_read()
199 eic[6] = rx[0]; in eic_read()
[all …]
/linux-5.10/drivers/gpio/
Dgpio-eic-sprd.c16 /* EIC registers definition */
53 * The digital-chip EIC controller can support maximum 3 banks, and each bank
63 * The Spreadtrum EIC (external interrupt controller) can be used only in
66 * The Spreadtrum digital-chip EIC controller contains 4 sub-modules:
67 * debounce EIC, latch EIC, async EIC and sync EIC,
69 * The debounce EIC is used to capture the input signals' stable status
74 * The latch EIC is used to latch some special power down signals and
75 * generate interrupts, since the latch EIC does not depend on the APB clock
78 * The async EIC uses a 32k clock to capture the short signals (microsecond
81 * The EIC-sync is similar with GPIO's input function, which is a synchronized
[all …]
Dgpio-pmic-eic-sprd.c15 /* EIC registers definition */
27 * The PMIC EIC controller only has one bank, and each bank now can contain
48 * struct sprd_pmic_eic - PMIC EIC controller
52 * @offset: the EIC controller's offset address of the PMIC.
53 * @reg: the array to cache the EIC registers.
55 * @irq: the interrupt number of the PMIC EIC conteroller.
185 * Will set the trigger level according to current EIC level in sprd_pmic_eic_irq_set_type()
227 /* Generate trigger start pulse for debounce EIC */ in sprd_pmic_eic_bus_sync_unlock()
252 dev_warn(chip->parent, "PMIC EIC level was changed.\n"); in sprd_pmic_eic_toggle_trigger()
259 /* Generate trigger start pulse for debounce EIC */ in sprd_pmic_eic_toggle_trigger()
[all …]
DMakefile56 obj-$(CONFIG_GPIO_EIC_SPRD) += gpio-eic-sprd.o
120 obj-$(CONFIG_GPIO_PMIC_EIC_SPRD) += gpio-pmic-eic-sprd.o
DKconfig236 tristate "Spreadtrum EIC support"
241 Say yes here to support Spreadtrum EIC device.
462 tristate "Spreadtrum PMIC EIC support"
467 Say yes here to support Spreadtrum PMIC EIC device.
/linux-5.10/arch/mips/include/asm/mips-boards/
Dmaltaint.h42 * Interrupts 96..127 are used for Soc-it EIC interrupts
46 /* SOC-it EIC interrupt offsets */
/linux-5.10/arch/arm64/boot/dts/sprd/
Dwhale2.dtsi200 compatible = "sprd,sc9860-eic-debounce";
210 compatible = "sprd,sc9860-eic-latch";
220 compatible = "sprd,sc9860-eic-async";
230 compatible = "sprd,sc9860-eic-sync";
Dsc2731.dtsi56 compatible = "sprd,sc2731-eic";
/linux-5.10/arch/s390/kvm/
Dintercept.c280 u16 eic = vcpu->arch.sie_block->eic; in handle_external_interrupt() local
291 if ((eic == EXT_IRQ_CLK_COMP || eic == EXT_IRQ_CPU_TIMER) && in handle_external_interrupt()
295 switch (eic) { in handle_external_interrupt()
Dinterrupt.c500 vcpu->arch.sie_block->eic = EXT_IRQ_CPU_TIMER; in __deliver_cpu_timer()
524 vcpu->arch.sie_block->eic = EXT_IRQ_CLK_COMP; in __deliver_ckc()
790 vcpu->arch.sie_block->eic = EXT_IRQ_EMERGENCY_SIG; in __deliver_emergency_signal()
824 vcpu->arch.sie_block->eic = EXT_IRQ_EXTERNAL_CALL; in __deliver_external_call()
982 vcpu->arch.sie_block->eic = EXT_IRQ_SERVICE_SIG; in write_sclp()
/linux-5.10/arch/mips/pistachio/
Dirq.c17 pr_info("EIC is %s\n", cpu_has_veic ? "on" : "off"); in arch_init_irq()
/linux-5.10/Documentation/hwmon/
Dsht21.rst55 eic
/linux-5.10/drivers/irqchip/
Dirq-mips-gic.c79 /* All local interrupts are routable in EIC mode. */ in gic_local_irq_is_routable()
658 /* Enable or disable EIC */ in gic_cpu_startup()
727 /* Always use vector 1 in EIC mode */ in gic_of_init()
/linux-5.10/Documentation/devicetree/bindings/interrupt-controller/
Dmti,gic.yaml43 route interrupts. This property is ignored if the CPU is started in EIC
/linux-5.10/drivers/net/ethernet/renesas/
Dravb.h147 EIC = 0x0358, enumerator
401 /* EIC */
/linux-5.10/arch/s390/include/asm/
Dkvm_host.h283 __u16 eic; /* 0x00c6 */ member
/linux-5.10/drivers/clk/sprd/
Dsc9863a-clk.c1152 static SPRD_SC_GATE_CLK_HW(eic_eb, "eic-eb", &aon_apb.common.hw, 0x0,
1242 static SPRD_SC_GATE_CLK_HW(eic_rtc_eb, "eic-rtc-eb", &aon_apb.common.hw,
1244 static SPRD_SC_GATE_CLK_HW(eic_rtcdv5_eb, "eic-rtcdv5-eb", &aon_apb.common.hw,
Dsc9860-clk.c854 static SPRD_SC_GATE_CLK(eic_eb, "eic-eb", "aon-apb", 0x0,
974 static SPRD_SC_GATE_CLK(eic_rtc_eb, "eic-rtc-eb", "aon-apb", 0x10,
976 static SPRD_SC_GATE_CLK(eic_rtcdv5_eb, "eic-rtcdv5-eb", "aon-apb", 0x10,