/linux-6.15/arch/x86/include/asm/ |
D | smap.h | 14 #include <asm/alternative.h> 19 ALTERNATIVE "", "clac", X86_FEATURE_SMAP 22 ALTERNATIVE "", "stac", X86_FEATURE_SMAP 28 /* Note: a barrier is implicit in alternative() */ in clac() 29 alternative("", "clac", X86_FEATURE_SMAP); in clac() 34 /* Note: a barrier is implicit in alternative() */ in stac() 35 alternative("", "stac", X86_FEATURE_SMAP); in stac() 43 ALTERNATIVE(ANNOTATE_IGNORE_ALTERNATIVE in smap_save() 54 ALTERNATIVE(ANNOTATE_IGNORE_ALTERNATIVE in smap_restore() 62 ALTERNATIVE("", "clac", X86_FEATURE_SMAP) [all …]
|
D | alternative.h | 24 * Alternative inline assembly for SMP. 34 * The SMP alternative tables can be kept after boot and contain both 87 * Debug flag that can be tested to see whether alternative 208 /* alternative assembly primitive: */ 209 #define ALTERNATIVE(oldinstr, newinstr, ft_flags) \ macro 215 ALTERNATIVE(ALTERNATIVE(oldinstr, newinstr1, ft_flags1), newinstr2, ft_flags2) 223 ALTERNATIVE(ALTERNATIVE_2(oldinstr, newinstr1, ft_flags1, newinstr2, ft_flags2), \ 227 * Alternative instructions for different CPU types or capabilities. 238 #define alternative(oldinstr, newinstr, ft_flags) \ macro 239 asm_inline volatile(ALTERNATIVE(oldinstr, newinstr, ft_flags) : : : "memory") [all …]
|
D | barrier.h | 5 #include <asm/alternative.h> 15 #define mb() asm volatile(ALTERNATIVE("lock addl $0,-4(%%esp)", "mfence", \ 17 #define rmb() asm volatile(ALTERNATIVE("lock addl $0,-4(%%esp)", "lfence", \ 19 #define wmb() asm volatile(ALTERNATIVE("lock addl $0,-4(%%esp)", "sfence", \ 48 #define barrier_nospec() alternative("", "lfence", X86_FEATURE_LFENCE_RDTSC)
|
D | uaccess_64.h | 11 #include <asm/alternative.h> 29 asm (ALTERNATIVE("", in __untagged_addr() 60 * Masking the user address is an alternative to a conditional 128 ALTERNATIVE("rep movsb", in copy_user_generic() 190 ALTERNATIVE("rep stosb", in __clear_user()
|
D | nospec-branch.h | 10 #include <asm/alternative.h> 299 ALTERNATIVE "", \ 313 ALTERNATIVE "", "verw mds_verw_sel(%rip)", X86_FEATURE_CLEAR_CPU_BUF 320 ALTERNATIVE "", "verw %cs:mds_verw_sel", X86_FEATURE_CLEAR_CPU_BUF 326 ALTERNATIVE "", "call clear_bhb_loop", X86_FEATURE_CLEAR_BHB_LOOP 330 ALTERNATIVE "", "call clear_bhb_loop", X86_FEATURE_CLEAR_BHB_LOOP_ON_VMEXIT 395 ALTERNATIVE("", \ 519 asm volatile(ALTERNATIVE("", "wrmsr", %c[feature]) in alternative_msr_write() 529 asm_inline volatile(ALTERNATIVE("", "call write_ibpb", X86_FEATURE_IBPB) in indirect_branch_prediction_barrier()
|
/linux-6.15/tools/testing/selftests/net/ |
D | altnames.sh | 21 check_err $? "Failed to add short alternative name" 24 check_err $? "Failed to do link show with short alternative name" 27 check_err $? "Failed to get short alternative name from link show JSON" 30 check_err $? "Got unexpected short alternative name from link show JSON" 36 check_err $? "Failed to add long alternative name" 39 check_err $? "Failed to do link show with long alternative name" 42 check_err $? "Failed to get long alternative name from link show JSON" 45 check_err $? "Got unexpected long alternative name from link show JSON" 48 check_err $? "Failed to delete short alternative name" 51 check_fail $? "Unexpected success while trying to do link show with deleted short alternative name"
|
/linux-6.15/arch/s390/include/asm/ |
D | alternative.h | 6 * Each alternative comes with a 32 bit feature field: 17 * in which context an alternative is supposed to be applied to the 24 * specific alternative patching. 27 * alternative should be applied. 67 u32 type : 8; /* type of alternative */ 97 * | alternative instr 1 | 100 * | alternative instr 2 | 106 * | alternative instr | 130 /* alternative assembly primitive: */ 131 #define ALTERNATIVE(oldinstr, altinstr, feature) \ macro [all …]
|
/linux-6.15/arch/arm64/include/asm/ |
D | alternative-macros.h | 41 * alternative assembly primitive: 117 * Alternative sequences 131 * alternative sequence it is defined in (branches into an 132 * alternative sequence are not fixed up). 136 * Begin an alternative code sequence. 165 * Provide the other half of the alternative code sequence. 178 * Complete an alternative code sequence. 190 * Callback-based alternative epilogue 197 * Provides a trivial alternative or default sequence consisting solely 213 * Usage: asm(ALTERNATIVE(oldinstr, newinstr, cpucap)); [all …]
|
D | lse.h | 14 #include <asm/alternative.h> 15 #include <asm/alternative-macros.h> 28 ALTERNATIVE(llsc, __LSE_PREAMBLE lse, ARM64_HAS_LSE_ATOMICS)
|
D | arch_timer.h | 69 asm volatile(ALTERNATIVE("isb\n mrs %0, cntpct_el0", in arch_timer_read_cntpct_el0() 81 asm volatile(ALTERNATIVE("isb\n mrs %0, cntvct_el0", in arch_timer_read_cntvct_el0() 183 asm volatile(ALTERNATIVE("isb\n mrs %0, cntpct_el0", in __arch_counter_get_cntpct() 204 asm volatile(ALTERNATIVE("isb\n mrs %0, cntvct_el0", in __arch_counter_get_cntvct()
|
/linux-6.15/arch/parisc/include/asm/ |
D | cache.h | 9 #include <asm/alternative.h> 53 ALTERNATIVE(ALT_COND_NO_SMP, INSN_PxTLB) \ 56 ALTERNATIVE(ALT_COND_NO_SMP, INSN_PxTLB) \ 57 ALTERNATIVE(ALT_COND_NO_SPLIT_TLB, INSN_NOP) \ 61 ALTERNATIVE(ALT_COND_NO_DCACHE, INSN_NOP) \ 62 ALTERNATIVE(ALT_COND_NO_IOC_FDC, INSN_NOP) \ 65 ALTERNATIVE(ALT_COND_NO_DCACHE, INSN_NOP) \ 66 ALTERNATIVE(ALT_COND_NO_IOC_FDC, INSN_NOP) :::"memory")
|
D | alternative.h | 35 /* Alternative SMP implementation. */ 36 #define ALTERNATIVE(cond, replacement) "!0:" \ macro 47 #define ALTERNATIVE(from, to, cond, replacement)\ macro
|
/linux-6.15/arch/riscv/include/asm/ |
D | errata_list.h | 8 #include <asm/alternative.h> 35 ALTERNATIVE(__stringify(RISCV_PTR do_trap_insn_fault), \ 41 ALTERNATIVE(__stringify(RISCV_PTR do_page_fault), \ 48 asm(ALTERNATIVE("sfence.vma x0, %0", "sfence.vma", SIFIVE_VENDOR_ID, \ 53 asm(ALTERNATIVE("sfence.vma %0", "sfence.vma", SIFIVE_VENDOR_ID, \ 58 asm(ALTERNATIVE("sfence.vma %0, %1", "sfence.vma", SIFIVE_VENDOR_ID, \ 87 asm volatile(ALTERNATIVE( \ 108 asm volatile(ALTERNATIVE( \
|
D | alternative-macros.h | 19 .pushsection .alternative, "a" 70 ".pushsection .alternative, \"a\"\n" \ 135 * ALTERNATIVE(old_content, new_content, vendor_id, patch_id, CONFIG_k) 137 * asm(ALTERNATIVE(old_content, new_content, vendor_id, patch_id, CONFIG_k)); 146 #define ALTERNATIVE(old_content, new_content, vendor_id, patch_id, CONFIG_k) \ macro 151 * ALTERNATIVE() to patch its customized content at the same location. In 153 * on the following sample code and then replace ALTERNATIVE() with
|
D | cpufeature-macros.h | 10 #include <asm/alternative-macros.h> 21 asm goto(ALTERNATIVE("j %l[l_no]", "nop", %[vendor], %[ext], 1) in __riscv_has_extension_likely() 35 asm goto(ALTERNATIVE("nop", "j %l[l_yes]", %[vendor], %[ext], 1) in __riscv_has_extension_unlikely()
|
D | arch_hweight.h | 9 #include <asm/alternative-macros.h> 23 asm goto(ALTERNATIVE("j %l[legacy]", "nop", 0, in __arch_hweight32() 54 asm goto(ALTERNATIVE("j %l[legacy]", "nop", 0, in __arch_hweight64()
|
/linux-6.15/arch/loongarch/include/asm/ |
D | alternative.h | 21 * Debug flag that can be tested to see whether alternative 50 * Pad the second replacement alternative with additional NOPs if it is 51 * additionally longer than the first replacement alternative. 70 /* alternative assembly primitive: */ 71 #define ALTERNATIVE(oldinstr, newinstr, feature) \ macro 92 * Alternative instructions for different CPU types or capabilities. 103 #define alternative(oldinstr, newinstr, feature) \ macro 104 (asm volatile (ALTERNATIVE(oldinstr, newinstr, feature) : : : "memory"))
|
/linux-6.15/arch/s390/boot/ |
D | alternative.c | 7 #include "../kernel/alternative.c" 91 * Use debug-alternative command line parameter for debugging: 92 * "debug-alternative" 93 * -> print debug message for every single alternative 95 * "debug-alternative=0;2" 98 * "debug-alternative=0:0-7" 103 * "debug-alternative=0:!8;1"
|
/linux-6.15/Documentation/networking/pse-pd/ |
D | pse-pi.rst | 32 design. As a result, the complexities of choosing between alternative pin 42 as Alternative A and Alternative B, which are distinguished not only by their 46 Alternative A and B Overview 49 - **Alternative A:** Utilizes RJ45 conductors 1, 2, 3 and 6. In either case of 51 The power delivery's polarity in this alternative can vary based on the MDI 55 - **Alternative B:** Utilizes RJ45 conductors 4, 5, 7 and 8. In case of 58 1G/2G/5G/10GBaseT network. Alternative B includes two configurations with 65 The following table outlines the pin configurations for both Alternative A and 66 Alternative B. 69 | Conductor | Alternative A | Alternative A | Alternative B | Alternative B | [all …]
|
/linux-6.15/tools/testing/selftests/powerpc/pmu/event_code_tests/ |
D | event_alternatives_tests_p9.c | 34 * alternative events is handled by respective PMU driver in event_alternatives_tests_p9() 50 * Expected to pass since PM_RUN_CYC_ALT in PMC2 has alternative event in event_alternatives_tests_p9() 63 * Expected to pass since PM_INST_DISP in PMC2 has alternative event in event_alternatives_tests_p9() 76 * Expected to pass since PM_BR_2PATH in PMC2 has alternative event in event_alternatives_tests_p9() 89 * Expected to pass since PM_LD_MISS_L1 in PMC3 has alternative event in event_alternatives_tests_p9() 102 * Expected to pass since PM_RUN_INST_CMPL_ALT in PMC4 has alternative event in event_alternatives_tests_p9()
|
D | event_alternatives_tests_p10.c | 36 * alternative events is handled by respective PMU driver in event_alternatives_tests_p10() 45 * Test for event alternative for 0x0001e in event_alternatives_tests_p10() 66 * Expected to pass since 0x0001e has alternative event in event_alternatives_tests_p10() 94 * Expected to pass since 0x00020 has alternative event in event_alternatives_tests_p10()
|
/linux-6.15/arch/x86/um/asm/ |
D | barrier.h | 6 #include <asm/alternative.h> 15 #define mb() alternative("lock addl $0,0(%%esp)", "mfence", X86_FEATURE_XMM2) 16 #define rmb() alternative("lock addl $0,0(%%esp)", "lfence", X86_FEATURE_XMM2) 17 #define wmb() alternative("lock addl $0,0(%%esp)", "sfence", X86_FEATURE_XMM)
|
/linux-6.15/Documentation/devicetree/bindings/net/pse-pd/ |
D | pse-controller.yaml | 75 - alternative-a 76 - alternative-b 86 | Conductor | Alternative A | Alternative A | Alternative B | Alternative B |
|
/linux-6.15/arch/x86/entry/ |
D | calling.h | 169 ALTERNATIVE "", "SET_NOFLUSH_BIT \reg", X86_FEATURE_PCID 175 ALTERNATIVE "jmp .Lend_\@", "", X86_FEATURE_PTI 188 ALTERNATIVE "jmp .Lwrcr3_\@", "", X86_FEATURE_PCID 218 ALTERNATIVE "jmp .Lend_\@", "", X86_FEATURE_PTI 224 ALTERNATIVE "jmp .Lend_\@", "", X86_FEATURE_PTI 232 ALTERNATIVE "jmp .Ldone_\@", "", X86_FEATURE_PTI 251 ALTERNATIVE "jmp .Lend_\@", "", X86_FEATURE_PTI 261 ALTERNATIVE "jmp .Lwrcr3_\@", "", X86_FEATURE_PCID 308 ALTERNATIVE "jmp .Lend_\@", "", X86_FEATURE_KERNEL_IBRS 337 ALTERNATIVE "jmp .Lend_\@", "", X86_FEATURE_KERNEL_IBRS [all …]
|
/linux-6.15/arch/riscv/kernel/ |
D | alternative.c | 3 * alternative runtime patching 13 #include <asm/alternative.h> 136 /* Don't modify jumps inside the alternative block */ in riscv_alternative_fix_offsets() 181 alt = find_section(hdr, shdr, ".alternative"); in apply_vdso_alternatives() 218 * for alternative.o in kernel/Makefile.
|