Home
last modified time | relevance | path

Searched full:400000 (Results 1 – 25 of 700) sorted by relevance

12345678910>>...28

/linux-5.10/arch/arm/boot/dts/
Dtegra20-cpu-opp.dtsi9 clock-latency-ns = <400000>;
15 clock-latency-ns = <400000>;
21 clock-latency-ns = <400000>;
27 clock-latency-ns = <400000>;
33 clock-latency-ns = <400000>;
39 clock-latency-ns = <400000>;
46 clock-latency-ns = <400000>;
52 clock-latency-ns = <400000>;
58 clock-latency-ns = <400000>;
64 clock-latency-ns = <400000>;
[all …]
Dhighbank.dts34 400000 1000000
53 400000 1000000
72 400000 1000000
91 400000 1000000
Domap4-kc1.dts109 clock-frequency = <400000>;
127 clock-frequency = <400000>;
134 clock-frequency = <400000>;
141 clock-frequency = <400000>;
Dbcm28155-ap.dts35 clock-frequency = <400000>;
40 clock-frequency = <400000>;
45 clock-frequency = <400000>;
Dzynq-zc770-xm012.dts38 clock-frequency = <400000>;
48 clock-frequency = <400000>;
Dkirkwood-ts219.dtsi19 clock-frequency = <400000>;
58 partition@400000 {
/linux-5.10/drivers/net/phy/
Dphy-core.c86 PHY_SETTING( 400000, FULL, 400000baseCR8_Full ),
87 PHY_SETTING( 400000, FULL, 400000baseKR8_Full ),
88 PHY_SETTING( 400000, FULL, 400000baseLR8_ER8_FR8_Full ),
89 PHY_SETTING( 400000, FULL, 400000baseDR8_Full ),
90 PHY_SETTING( 400000, FULL, 400000baseSR8_Full ),
91 PHY_SETTING( 400000, FULL, 400000baseCR4_Full ),
92 PHY_SETTING( 400000, FULL, 400000baseKR4_Full ),
93 PHY_SETTING( 400000, FULL, 400000baseLR4_ER4_FR4_Full ),
94 PHY_SETTING( 400000, FULL, 400000baseDR4_Full ),
95 PHY_SETTING( 400000, FULL, 400000baseSR4_Full ),
/linux-5.10/Documentation/devicetree/bindings/i2c/
Dsnps,designware-i2c.yaml65 enum: [100000, 400000, 1000000, 3400000]
66 default: 400000
116 clock-frequency = <400000>;
125 clock-frequency = <400000>;
136 clock-frequency = <400000>;
Di2c-wmt.txt13 Valid values are 100000 and 400000.
23 clock-frequency = <400000>;
Di2c-synquacer.txt16 400000.
28 clock-frequency = <400000>;
Di2c-axxia.txt16 are supported, possible values are 100000 and 400000.
29 clock-frequency = <400000>;
Dmellanox,i2c-mlxbf.txt20 allowed values are 100000, 400000 and 1000000;
41 clock-frequency = <400000>;
Dcdns,i2c-r1p10.yaml32 maximum: 400000
57 clock-frequency = <400000>;
Dnuvoton,npcm7xx-i2c.yaml35 possible values are 100000, 400000 and 1000000.
37 enum: [100000, 400000, 1000000]
Di2c-st.txt16 are supported, possible values are 100000 and 400000.
36 clock-frequency = <400000>;
Dingenic,i2c.yaml38 enum: [ 100000, 400000 ]
83 clock-frequency = <400000>;
Di2c-qcom-cci.txt81 clock-frequency = <400000>;
88 clock-frequency = <400000>;
/linux-5.10/net/ethtool/
Dlinkmodes.c244 __DEFINE_LINK_MODE_PARAMS(400000, KR8, Full),
245 __DEFINE_LINK_MODE_PARAMS(400000, SR8, Full),
246 __DEFINE_LINK_MODE_PARAMS(400000, LR8_ER8_FR8, Full),
247 __DEFINE_LINK_MODE_PARAMS(400000, DR8, Full),
248 __DEFINE_LINK_MODE_PARAMS(400000, CR8, Full),
260 __DEFINE_LINK_MODE_PARAMS(400000, KR4, Full),
261 __DEFINE_LINK_MODE_PARAMS(400000, SR4, Full),
262 __DEFINE_LINK_MODE_PARAMS(400000, LR4_ER4_FR4, Full),
263 __DEFINE_LINK_MODE_PARAMS(400000, DR4, Full),
264 __DEFINE_LINK_MODE_PARAMS(400000, CR4, Full),
Dcommon.c174 __DEFINE_LINK_MODE_NAME(400000, KR8, Full),
175 __DEFINE_LINK_MODE_NAME(400000, SR8, Full),
176 __DEFINE_LINK_MODE_NAME(400000, LR8_ER8_FR8, Full),
177 __DEFINE_LINK_MODE_NAME(400000, DR8, Full),
178 __DEFINE_LINK_MODE_NAME(400000, CR8, Full),
190 __DEFINE_LINK_MODE_NAME(400000, KR4, Full),
191 __DEFINE_LINK_MODE_NAME(400000, SR4, Full),
192 __DEFINE_LINK_MODE_NAME(400000, LR4_ER4_FR4, Full),
193 __DEFINE_LINK_MODE_NAME(400000, DR4, Full),
194 __DEFINE_LINK_MODE_NAME(400000, CR4, Full),
/linux-5.10/arch/arm64/boot/dts/toshiba/
Dtmpv7708.dtsi202 clock-frequency = <400000>;
214 clock-frequency = <400000>;
226 clock-frequency = <400000>;
238 clock-frequency = <400000>;
250 clock-frequency = <400000>;
262 clock-frequency = <400000>;
274 clock-frequency = <400000>;
286 clock-frequency = <400000>;
298 clock-frequency = <400000>;
/linux-5.10/drivers/mtd/nand/raw/
Dnand_timings.c32 .tADL_min = 400000,
77 .tADL_min = 400000,
122 .tADL_min = 400000,
167 .tADL_min = 400000,
212 .tADL_min = 400000,
257 .tADL_min = 400000,
/linux-5.10/arch/arm64/boot/dts/rockchip/
Drk3399-puma-haikou.dts116 clock-frequency = <400000>;
121 clock-frequency = <400000>;
132 clock-frequency = <400000>;
148 clock-frequency = <400000>;
/linux-5.10/Documentation/powerpc/
Dmpc52xx.rst18 => tftpboot 400000 pRamdisk
19 => bootm 200000 400000
/linux-5.10/drivers/regulator/
D88pm8607.c34 400000, 425000, 450000, 475000, 500000, 525000, 550000, 575000,
41 400000, 425000, 450000, 475000, 500000, 525000, 550000, 575000,
51 400000, 450000, 500000, 550000, 600000, 650000, 700000, 750000,
62 400000, 450000, 500000, 550000, 600000, 650000, 700000, 750000,
74 400000, 425000, 450000, 475000, 500000, 525000, 550000, 575000,
85 400000, 425000, 450000, 475000, 500000, 525000, 550000, 575000,
/linux-5.10/arch/arm64/boot/dts/freescale/
Dimx8mn-evk.dtsi63 clock-frequency = <400000>;
70 clock-frequency = <400000>;
106 clock-frequency = <400000>;

12345678910>>...28