Searched full:329 (Results 1 – 25 of 144) sorted by relevance
123456
| /linux-6.8/Documentation/devicetree/bindings/timer/ |
| D | renesas,cmt.yaml | 200 clocks = <&cpg CPG_MOD 329>;
203 resets = <&cpg 329>;
|
| /linux-6.8/include/dt-bindings/gce/ |
| D | mt8183-gce.h | 160 #define CMDQ_EVENT_SENINF_CAM2_FIFO_FULL 329
|
| D | mt6779-gce.h | 170 #define CMDQ_EVENT_ISP_TSF_DONE 329
|
| D | mt8192-gce.h | 238 #define CMDQ_EVENT_MDP_STREAM_DONE_ENG_EVENT_9 329
|
| /linux-6.8/include/dt-bindings/clock/ |
| D | rk3036-cru.h | 63 #define PCLK_GRF 329
|
| D | exynos5250.h | 133 #define CLK_TZPC5 329
|
| D | rk3188-cru-common.h | 81 #define PCLK_SPI1 329
|
| D | rk3228-cru.h | 101 #define PCLK_GRF 329
|
| D | rk3128-cru.h | 102 #define PCLK_GRF 329
|
| D | exynos4.h | 167 #define CLK_SPI2 329
|
| D | qcom,gcc-apq8084.h | 338 #define GCC_PCIE_1_CFG_AHB_CLK 329
|
| D | rv1108-cru.h | 148 #define HCLK_RKVENC 329
|
| D | rk3288-cru.h | 121 #define PCLK_GRF 329
|
| D | rk3368-cru.h | 113 #define PCLK_GRF 329
|
| D | px30-cru.h | 152 #define PCLK_UART1 329
|
| D | rk3328-cru.h | 190 #define HCLK_PERI_PRE 329
|
| D | imx8mp-clock.h | 337 #define IMX8MP_CLK_MEDIA_LDB_ROOT 329
|
| /linux-6.8/Documentation/devicetree/bindings/net/ |
| D | amd-xgbe.txt | 62 <0 326 1>, <0 327 1>, <0 328 1>, <0 329 1>,
|
| /linux-6.8/Documentation/devicetree/bindings/scsi/ |
| D | hisilicon-sas.txt | 84 <329 4>,<333 4>,<334 4>,/* phy7 */
|
| /linux-6.8/arch/arm/boot/dts/renesas/ |
| D | r8a73a4-ape6evm.dts | 138 gpios = <&pfc 329 GPIO_ACTIVE_LOW>;
|
| /linux-6.8/arch/mips/kernel/syscalls/ |
| D | syscall_n64.tbl | 340 # 329 through 423 are reserved to sync up with other architectures
|
| D | syscall_n32.tbl | 340 329 n32 pkey_free sys_pkey_free
|
| /linux-6.8/tools/perf/arch/mips/entry/syscalls/ |
| D | syscall_n64.tbl | 340 # 329 through 423 are reserved to sync up with other architectures
|
| /linux-6.8/drivers/net/ethernet/intel/ice/ |
| D | ice_flex_type.h | 24 #define ICE_MAC_IPV4_GTPU 329
|
| /linux-6.8/drivers/media/platform/verisilicon/ |
| D | rockchip_vpu981_regs.h | 440 #define av1_pp_out_c_stride AV1_DEC_REG(329, 0, 0xffff)
441 #define av1_pp_out_y_stride AV1_DEC_REG(329, 16, 0xffff)
|
123456