/linux-6.8/arch/xtensa/variants/de212/include/variant/ |
D | tie.h | 2 * tie.h -- compile-time HAL definitions dependent on CORE & TIE configuration 11 Copyright (c) 1999-2015 Cadence Design Systems Inc. 40 /* Save area for non-coprocessor optional and custom (TIE) state: */ 45 #define XCHAL_TOTAL_SA_SIZE 32 /* with 16-byte align padding */ 58 * abikind = 0 (caller-saved), 1 (callee-saved), or 2 (thread-global) 59 * kind = 0 (special reg), 1 (TIE user reg), or 2 (TIE regfile reg) 62 * galign = group byte alignment (power of 2) (galign >= align) 63 * align = register byte alignment (power of 2) 66 * dbnum = unique target number f/debug (see <xtensa-libdb-macros.h>) 68 * regnum = reg index in regfile, or special/TIE-user reg number [all …]
|
/linux-6.8/arch/xtensa/variants/csp/include/variant/ |
D | tie.h | 2 * tie.h -- compile-time HAL definitions dependent on CORE & TIE configuration 11 Copyright (c) 1999-2015 Cadence Design Systems Inc. 63 /* Save area for non-coprocessor optional and custom (TIE) state: */ 68 #define XCHAL_TOTAL_SA_SIZE 48 /* with 16-byte align padding */ 81 * abikind = 0 (caller-saved), 1 (callee-saved), or 2 (thread-global) 82 * kind = 0 (special reg), 1 (TIE user reg), or 2 (TIE regfile reg) 85 * galign = group byte alignment (power of 2) (galign >= align) 86 * align = register byte alignment (power of 2) 89 * dbnum = unique target number f/debug (see <xtensa-libdb-macros.h>) 91 * regnum = reg index in regfile, or special/TIE-user reg number [all …]
|
/linux-6.8/arch/xtensa/variants/test_kc705_be/include/variant/ |
D | tie.h | 2 * tie.h -- compile-time HAL definitions dependent on CORE & TIE configuration 11 Copyright (c) 1999-2015 Cadence Design Systems Inc. 35 #define XCHAL_CP_NUM 2 /* number of coprocessors */ 66 /* Save area for non-coprocessor optional and custom (TIE) state: */ 71 #define XCHAL_TOTAL_SA_SIZE 160 /* with 16-byte align padding */ 84 * abikind = 0 (caller-saved), 1 (callee-saved), or 2 (thread-global) 85 * kind = 0 (special reg), 1 (TIE user reg), or 2 (TIE regfile reg) 88 * galign = group byte alignment (power of 2) (galign >= align) 89 * align = register byte alignment (power of 2) 92 * dbnum = unique target number f/debug (see <xtensa-libdb-macros.h>) [all …]
|
/linux-6.8/arch/xtensa/variants/test_kc705_hifi/include/variant/ |
D | tie.h | 2 * tie.h -- compile-time HAL definitions dependent on CORE & TIE configuration 11 Copyright (c) 1999-2014 Tensilica Inc. 35 #define XCHAL_CP_NUM 2 /* number of coprocessors */ 66 /* Save area for non-coprocessor optional and custom (TIE) state: */ 71 #define XCHAL_TOTAL_SA_SIZE 240 /* with 16-byte align padding */ 84 * abikind = 0 (caller-saved), 1 (callee-saved), or 2 (thread-global) 85 * kind = 0 (special reg), 1 (TIE user reg), or 2 (TIE regfile reg) 88 * galign = group byte alignment (power of 2) (galign >= align) 89 * align = register byte alignment (power of 2) 92 * dbnum = unique target number f/debug (see <xtensa-libdb-macros.h>) [all …]
|
/linux-6.8/tools/testing/selftests/cgroup/ |
D | test_cpuset_prs.sh | 2 # SPDX-License-Identifier: GPL-2.0 16 [[ $(id -u) -eq 0 ]] || skip_test "Test must be run as root!" 23 CGROUP2=$(mount -t cgroup2 | head -1 | awk -e '{print $3}') 24 [[ -n "$CGROUP2" ]] || skip_test "Cgroup v2 mount point not found!" 28 NR_CPUS=$(lscpu | grep "^CPU(s):" | sed -e "s/.*:[[:space:]]*//") 29 [[ $NR_CPUS -lt 8 ]] && skip_test "Test needs at least 8 cpus available!" 36 while [[ "$1" = -* ]] 39 -v) ((VERBOSE++)) 41 [[ $DELAY_FACTOR -eq 1 ]] && 42 DELAY_FACTOR=2 [all …]
|
/linux-6.8/arch/powerpc/lib/ |
D | feature-fixups-test.S | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 6 #include <asm/feature-fixups.h> 9 #include <asm/asm-compat.h> 10 #include <asm/ppc-opcode.h> 20 or 2,2,2 /* fixup will nop out this instruction */ 21 or 3,3,3 27 or 2,2,2 28 or 3,3,3 33 or 3,3,3 37 or 2,2,2 /* fixup will replace this with ftr_fixup_test2_alt */ [all …]
|
/linux-6.8/tools/testing/selftests/kvm/aarch64/ |
D | get-reg-list.c | 1 // SPDX-License-Identifier: GPL-2.0 8 * kernel, we can't go older than v5.2, though, because that's the first 27 ARM64_SYS_REG(3, 0, 2, 0, 3), /* TCR2_EL1 */ 28 ARM64_SYS_REG(3, 0, 0, 7, 3), /* ID_AA64MMFR3_EL1 */ 33 ARM64_SYS_REG(3, 0, 10, 2, 2), /* PIRE0_EL1 */ 34 ARM64_SYS_REG(3, 0, 0, 7, 3), /* ID_AA64MMFR3_EL1 */ 39 ARM64_SYS_REG(3, 0, 10, 2, 3), /* PIR_EL1 */ 40 ARM64_SYS_REG(3, 0, 0, 7, 3), /* ID_AA64MMFR3_EL1 */ 93 if (s->finalize) { in finalize_vcpu() 94 feature = s->feature; in finalize_vcpu() [all …]
|
/linux-6.8/arch/arm64/boot/dts/rockchip/ |
D | rk3568-pinctrl.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 #include <dt-bindings/pinctrl/rockchip.h> 7 #include "rockchip-pinconf.dtsi" 15 /omit-if-no-ref/ 16 acodec_pins: acodec-pins { 36 /omit-if-no-ref/ 37 audiopwm_lout: audiopwm-lout { 43 /omit-if-no-ref/ 44 audiopwm_loutn: audiopwm-loutn { 50 /omit-if-no-ref/ [all …]
|
/linux-6.8/arch/arm64/include/asm/ |
D | sysreg.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 14 #include <linux/kasan-tags.h> 16 #include <asm/gpr-num.h> 21 * C5.2, version:ARM DDI 0487A.f) 22 * [20-19] : Op0 23 * [18-16] : Op1 24 * [15-12] : CRn 25 * [11-8] : CRm 26 * [7-5] : Op2 83 * As per Arm ARM for v8-A, Section "C.5.1.3 op0 == 0b00, architectural hints, [all …]
|
/linux-6.8/drivers/phy/rockchip/ |
D | phy-rockchip-inno-hdmi.c | 1 // SPDX-License-Identifier: GPL-2.0+ 5 * Author: Zheng Yang <zhengyang@rock-chips.com> 10 #include <linux/clk-provider.h> 16 #include <linux/nvmem-consumer.h> 28 #define RK3228_BYPASS_RXSENSE_EN BIT(2) 44 #define RK3228_RXSENSE_CLK_CH_ENABLE BIT(3) 45 #define RK3228_RXSENSE_DATA_CH2_ENABLE BIT(2) 50 #define RK3228_TMDS_DRIVER_ENABLE GENMASK(3, 0) 74 #define RK3228_PRE_PLL_TMDSCLK_DIV_A_MASK GENMASK(3, 2) 75 #define RK3228_PRE_PLL_TMDSCLK_DIV_A(x) UPDATE(x, 3, 2) [all …]
|
/linux-6.8/drivers/clk/xilinx/ |
D | xlnx_vcu.c | 1 // SPDX-License-Identifier: GPL-2.0 5 * Copyright (C) 2016 - 2017 Xilinx, Inc. 11 #include <linux/clk-provider.h> 16 #include <linux/mfd/syscon/xlnx-vcu.h> 22 #include <dt-bindings/clock/xlnx-vcu.h> 27 #define VCU_PLL_CTRL_PWR_POR BIT(2) 28 #define VCU_PLL_CTRL_BYPASS BIT(3) 33 #define VCU_PLL_CFG_RES GENMASK(3, 0) 50 * struct xvcu_device - Xilinx VCU init device structure 81 * struct xvcu_pll_cfg - Helper data [all …]
|
/linux-6.8/tools/arch/arm64/include/asm/ |
D | sysreg.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 15 #include <asm/gpr-num.h> 20 * C5.2, version:ARM DDI 0487A.f) 21 * [20-19] : Op0 22 * [18-16] : Op1 23 * [15-12] : CRn 24 * [11-8] : CRm 25 * [7-5] : Op2 82 * As per Arm ARM for v8-A, Section "C.5.1.3 op0 == 0b00, architectural hints, 95 #define PSTATE_UAO pstate_field(0, 3) [all …]
|
/linux-6.8/arch/arm64/crypto/ |
D | sha512-ce-core.S | 1 /* SPDX-License-Identifier: GPL-2.0 */ 3 * sha512-ce-core.S - core SHA-384/SHA-512 transform using v8 Crypto Extensions 8 * it under the terms of the GNU General Public License version 2 as 15 .irp b,0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19 17 .set .Lv\b\().2d, \b 37 * The SHA-512 round constants 85 ld1 {v\rc1\().2d}, [x4], #16 87 add v5.2d, v\rc0\().2d, v\in0\().2d 91 add v\i3\().2d, v\i3\().2d, v5.2d 94 sha512su0 v\in0\().2d, v\in1\().2d [all …]
|
/linux-6.8/Documentation/hwmon/ |
D | ir35221.rst | 9 Addresses scanned: - 13 Author: Samuel Mendoza-Jonas <sam@mendozajonas.com> 17 ----------- 19 IR35221 is a Digital DC-DC Multiphase Converter 23 ----------- 32 # echo ir35221 0x70 > /sys/bus/i2c/devices/i2c-4/new_device 36 ---------------- 44 curr[2-3]_label "iout[1-2]" 45 curr[2-3]_input Measured output current 46 curr[2-3]_crit Critical maximum current [all …]
|
/linux-6.8/tools/testing/selftests/drivers/net/mlxsw/spectrum/ |
D | vxlan_flooding_ipv6.sh | 2 # SPDX-License-Identifier: GPL-2.0 9 # +-----------------------+ 13 # +----|------------------+ 15 # +----|----------------------------------------------------------------------+ 17 # | +--|--------------------------------------------------------------------+ | 21 # | | local 2001:db8:2::1 | | 22 # | | remote 2001:db8:2::{2..21} | | 24 # | +-----------------------------------------------------------------------+ | 26 # | 2001:db8:2::0/64 via 2001:db8:3::2 | 29 # | | 2001:db8:3::1/64 | [all …]
|
/linux-6.8/Documentation/userspace-api/media/v4l/ |
D | pixfmt-rgb.rst | 1 .. SPDX-License-Identifier: GFDL-1.1-no-invariants-or-later 3 .. _pixfmt-rgb: 22 (including capture queues of mem-to-mem devices) fill the alpha component in 25 but can set the alpha bit to a user-configurable value, the 26 :ref:`V4L2_CID_ALPHA_COMPONENT <v4l2-alpha-component>` control is used to 31 :ref:`Output <output>` devices (including output queues of mem-to-mem devices 44 - In all the tables that follow, bit 7 is the most significant bit in a byte. 45 - 'r', 'g' and 'b' denote bits of the red, green and blue components 54 based on the order of the RGB components as seen in a 8-, 16- or 32-bit word, 57 for each component. For instance, the RGB565 format stores a pixel in a 16-bit [all …]
|
D | subdev-formats.rst | 1 .. SPDX-License-Identifier: GFDL-1.1-no-invariants-or-later 3 .. _v4l2-mbus-format: 14 .. flat-table:: struct v4l2_mbus_framefmt 15 :header-rows: 0 16 :stub-columns: 0 17 :widths: 1 1 2 19 * - __u32 20 - ``width`` 21 - Image width in pixels. 22 * - __u32 [all …]
|
/linux-6.8/drivers/pinctrl/pxa/ |
D | pinctrl-pxa27x.c | 1 // SPDX-License-Identifier: GPL-2.0-only 12 #include "pinctrl-pxa2xx.h" 18 PXA_FUNCTION(0, 3, "FFCTS"), 20 PXA_FUNCTION(1, 3, "CHOUT<0>")), 23 PXA_FUNCTION(0, 3, "USB_P3_5"), 25 PXA_FUNCTION(1, 3, "CHOUT<1>")), 28 PXA_FUNCTION(0, 2, "SSPRXD2"), 29 PXA_FUNCTION(0, 3, "USB_P3_1"), 31 PXA_FUNCTION(1, 1, "PWM_OUT<2>"), 32 PXA_FUNCTION(1, 3, "48_MHz")), [all …]
|
/linux-6.8/tools/testing/selftests/drivers/net/mlxsw/ |
D | fib_offload.sh | 2 # SPDX-License-Identifier: GPL-2.0 20 simple_if_init $tor1_p1 2001:db8:1::2/128 2001:db8:1::3/128 25 simple_if_fini $tor1_p1 2001:db8:1::2/128 2001:db8:1::3/128 30 simple_if_init $tor2_p1 2001:db8:2::2/128 2001:db8:2::3/128 35 simple_if_fini $tor2_p1 2001:db8:2::2/128 2001:db8:2::3/128 44 __addr_add_del $spine_p2 add 2001:db8:2::1/64 49 __addr_add_del $spine_p2 del 2001:db8:2::1/64 65 num=$(ip -6 route show match ${pfx} | grep "offload" | wc -l) 67 if [ $num -eq $expected_num ]; then 79 ip -6 route add 2001:db8:3::/64 dev $spine_p1 metric 100 [all …]
|
/linux-6.8/Documentation/input/devices/ |
D | elantech.rst | 4 Copyright (C) 2007-2008 Arjan Opmeer <arjan@opmeer.net> 9 Version 2 (EeePC) hardware support based on patches 16 2. Extra knobs 17 3. Differentiating hardware versions 22 5. Hardware version 2 25 5.2.1 Parity checking and packet re-synchronization 26 5.2.2 One/Three finger touch 27 5.2.3 Two finger touch 28 6. Hardware version 3 32 6.2.2 Two finger touch [all …]
|
/linux-6.8/arch/arm/mach-omap1/ |
D | mux.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * linux/arch/arm/mach-omap1/mux.c 7 * Copyright (C) 2003 - 2008 Nokia Corporation 15 #include <linux/soc/ti/omap1-io.h> 30 MUX_CFG("UART1_TX", 9, 21, 1, 2, 3, 0, NA, 0, 0) 31 MUX_CFG("UART1_RTS", 9, 12, 1, 2, 0, 0, NA, 0, 0) 34 MUX_CFG("UART2_TX", C, 27, 1, 3, 3, 0, NA, 0, 0) 35 MUX_CFG("UART2_RX", C, 18, 0, 3, 1, 1, NA, 0, 0) 36 MUX_CFG("UART2_CTS", C, 21, 0, 3, 1, 1, NA, 0, 0) 37 MUX_CFG("UART2_RTS", C, 24, 1, 3, 2, 0, NA, 0, 0) [all …]
|
/linux-6.8/drivers/comedi/drivers/ni_routing/ni_device_routes/ |
D | pxie-6738.c | 1 // SPDX-License-Identifier: GPL-2.0+ 3 * comedi/drivers/ni_routing/ni_device_routes/pxie-6738.c 6 * COMEDI - Linux Control and Measurement Device Interface 11 * the Free Software Foundation; either version 2 of the License, or 31 .device = "pxie-6738", 38 TRIGGER_LINE(2), 39 TRIGGER_LINE(3), 46 NI_CtrSource(2), 47 NI_CtrSource(3), 50 NI_CtrGate(2), [all …]
|
/linux-6.8/arch/csky/include/asm/ |
D | uaccess.h | 1 /* SPDX-License-Identifier: GPL-2.0 */ 15 "1: stb %1, (%2,0) \n" \ 16 " br 3f \n" \ 17 "2: mov %0, %3 \n" \ 18 " br 3f \n" \ 20 ".align 2 \n" \ 21 ".long 1b,2b \n" \ 23 "3: \n" \ 25 : "0"(err), "1"(x), "2"(ptr), "3"(-EFAULT) \ 33 "1: sth %1, (%2,0) \n" \ [all …]
|
/linux-6.8/drivers/media/test-drivers/vicodec/ |
D | codec-fwht.c | 1 // SPDX-License-Identifier: LGPL-2.1+ 8 * A Recursive Algorithm for Sequency-Ordered Fast Walsh Transforms, 15 #include "codec-fwht.h" 35 2, 9, 16, 36 3, 10, 17, 24, 75 for (i = 63; i >= 0 && !block[zigzag[i]]; i--) in rlc() 81 to_encode = 8 * 8 - (lastzero_run > 14 ? lastzero_run : 0); in rlc() 93 cnt--; in rlc() 111 * This function will worst-case increase rlc_in by 65*2 bytes: 130 * Now de-compress, it expands one byte to up to 15 bytes in derlc() [all …]
|
/linux-6.8/arch/arm/boot/dts/samsung/ |
D | exynos5422-odroidhc1.dts | 1 // SPDX-License-Identifier: GPL-2.0 10 /dts-v1/; 11 #include <dt-bindings/leds/common.h> 12 #include "exynos5422-odroid-core.dtsi" 16 compatible = "hardkernel,odroid-hc1", "samsung,exynos5800", \ 19 led-controller { 20 compatible = "pwm-leds"; 22 led-1 { 25 pwms = <&pwm 2 2000000 0>; 26 pwm-names = "pwm2"; [all …]
|