Home
last modified time | relevance | path

Searched +full:0 +full:xfed80000 (Results 1 – 6 of 6) sorted by relevance

/linux-6.8/drivers/watchdog/
Dsp5100_tco.h15 #define SP5100_WDT_MEM_MAP_SIZE 0x08
16 #define SP5100_WDT_CONTROL(base) ((base) + 0x00) /* Watchdog Control */
17 #define SP5100_WDT_COUNT(base) ((base) + 0x04) /* Watchdog Count */
19 #define SP5100_WDT_START_STOP_BIT BIT(0)
25 #define SP5100_PM_IOPORTS_SIZE 0x02
33 #define SP5100_IO_PM_INDEX_REG 0xCD6
34 #define SP5100_IO_PM_DATA_REG 0xCD7
37 #define SP5100_SB_RESOURCE_MMIO_BASE 0x9C
39 #define SP5100_PM_WATCHDOG_CONTROL 0x69
40 #define SP5100_PM_WATCHDOG_BASE 0x6C
[all …]
/linux-6.8/Documentation/devicetree/bindings/display/bridge/
Drenesas,dsi-csi2-tx.yaml48 port@0:
71 - port@0
91 reg = <0xfed80000 0x10000>;
101 #size-cells = <0>;
103 port@0 {
104 reg = <0>;
/linux-6.8/drivers/gpio/
Dgpio-amd-fch.c20 #define AMD_FCH_MMIO_BASE 0xFED80000
21 #define AMD_FCH_GPIO_BANK0_BASE 0x1500
22 #define AMD_FCH_GPIO_SIZE 0x0300
58 return 0; in amd_fch_gpio_direction_input()
81 return 0; in amd_fch_gpio_direction_output()
136 return 0; in amd_fch_gpio_request()
/linux-6.8/drivers/leds/
Dleds-apu.c45 #define APU1_FCH_ACPI_MMIO_BASE 0xFED80000
46 #define APU1_FCH_GPIO_BASE (APU1_FCH_ACPI_MMIO_BASE + 0x01BD)
47 #define APU1_LEDON 0x08
48 #define APU1_LEDOFF 0xC8
80 { "apu:green:1", LED_ON, APU1_FCH_GPIO_BASE + 0 * APU1_IOSIZE },
127 for (i = 0; i < ARRAY_SIZE(apu1_led_profile); i++) { in apu_led_config()
151 return 0; in apu_led_config()
154 while (i-- > 0) in apu_led_config()
190 pdev = platform_device_register_simple(KBUILD_MODNAME, -1, NULL, 0); in apu_led_init()
209 for (i = 0; i < ARRAY_SIZE(apu1_led_profile); i++) in apu_led_exit()
/linux-6.8/arch/arm64/boot/dts/renesas/
Dr8a779g0.dtsi20 #clock-cells = <0>;
21 clock-frequency = <0>;
27 #clock-cells = <0>;
28 clock-frequency = <0>;
31 cluster0_opp: opp-table-0 {
66 #size-cells = <0>;
88 a76_0: cpu@0 {
90 reg = <0>;
102 reg = <0x100>;
114 reg = <0x10000>;
[all …]
Dr8a779a0.dtsi20 #clock-cells = <0>;
21 clock-frequency = <0>;
26 #size-cells = <0>;
28 a76_0: cpu@0 {
30 reg = <0>;
37 L3_CA76_0: cache-controller-0 {
47 #clock-cells = <0>;
49 clock-frequency = <0>;
54 #clock-cells = <0>;
56 clock-frequency = <0>;
[all …]