Searched +full:0 +full:x8400 (Results 1 – 4 of 4) sorted by relevance
/qemu/tests/qtest/ |
H A D | boot-serial-test.c | 21 0x88, 0xe0, /* ldi r24, 0x08 */ 22 0x80, 0x93, 0xc1, 0x00, /* sts 0x00C1, r24 ; Enable tx */ 23 0x86, 0xe0, /* ldi r24, 0x06 */ 24 0x80, 0x93, 0xc2, 0x00, /* sts 0x00C2, r24 ; Set the data bits to 8 */ 25 0x84, 0xe5, /* ldi r24, 0x54 */ 26 0x80, 0x93, 0xc6, 0x00, /* sts 0x00C6, r24 ; Output 'T' */ 30 0x0c, 0xc0, 0x3f, 0x14, /* lu12i.w $t0, 0x1fe00 */ 31 0x8c, 0x81, 0x87, 0x03, /* ori $t0, $t0, 0x1e0 */ 32 0x0d, 0x50, 0x81, 0x03, /* li.w $t1, 'T' */ 33 0x8d, 0x01, 0x00, 0x29, /* st.b $t1, $t0, 0 */ [all …]
|
/qemu/hw/xen/ |
H A D | xen_pt_config_init.c | 25 #define XEN_PT_INVALID_REG 0xFFFFFFFF /* invalid register value */ 42 * Register is 0. We should not try to expose it to guest. in xen_pt_hide_dev_cap() 50 * Register is 0, so the Capability Version is 0 and in xen_pt_hide_dev_cap() 59 return 0; in xen_pt_hide_dev_cap() 85 uint32_t real_offset = 0; in xen_pt_find_reg() 124 return 0; in xen_pt_common_reg_init() 133 uint8_t valid_emu_mask = 0; in xen_pt_byte_reg_read() 140 return 0; in xen_pt_byte_reg_read() 146 uint16_t valid_emu_mask = 0; in xen_pt_word_reg_read() 153 return 0; in xen_pt_word_reg_read() [all …]
|
/qemu/target/sh4/ |
H A D | translate.c | 98 for (i = 0; i < 24; i++) { in sh4_translate_init() 154 for (i = 0; i < 32; i++) in sh4_translate_init() 165 qemu_fprintf(f, "pc=0x%08x sr=0x%08x pr=0x%08x fpscr=0x%08x\n", in superh_cpu_dump_state() 167 qemu_fprintf(f, "spc=0x%08x ssr=0x%08x gbr=0x%08x vbr=0x%08x\n", in superh_cpu_dump_state() 169 qemu_fprintf(f, "sgr=0x%08x dbr=0x%08x delayed_pc=0x%08x fpul=0x%08x\n", in superh_cpu_dump_state() 171 for (i = 0; i < 24; i += 4) { in superh_cpu_dump_state() 172 qemu_fprintf(f, "r%d=0x%08x r%d=0x%08x r%d=0x%08x r%d=0x%08x\n", in superh_cpu_dump_state() 177 qemu_fprintf(f, "in delay slot (delayed_pc=0x%08x)\n", in superh_cpu_dump_state() 180 qemu_fprintf(f, "in conditional delay slot (delayed_pc=0x%08x)\n", in superh_cpu_dump_state() 183 qemu_fprintf(f, "in rte delay slot (delayed_pc=0x%08x)\n", in superh_cpu_dump_state() [all …]
|
/qemu/target/s390x/tcg/ |
H A D | insn-data.h.inc | 26 C(0x1a00, AR, RR_a, Z, r1, r2, new, r1_32, add, adds32) 27 C(0xb9f8, ARK, RRF_a, DO, r2, r3, new, r1_32, add, adds32) 28 C(0x5a00, A, RX_a, Z, r1, m2_32s, new, r1_32, add, adds32) 29 C(0xe35a, AY, RXY_a, LD, r1, m2_32s, new, r1_32, add, adds32) 30 C(0xb908, AGR, RRE, Z, r1, r2, r1, 0, add, adds64) 31 C(0xb918, AGFR, RRE, Z, r1, r2_32s, r1, 0, add, adds64) 32 C(0xb9e8, AGRK, RRF_a, DO, r2, r3, r1, 0, add, adds64) 33 C(0xe308, AG, RXY_a, Z, r1, m2_64, r1, 0, add, adds64) 34 C(0xe318, AGF, RXY_a, Z, r1, m2_32s, r1, 0, add, adds64) 35 F(0xb30a, AEBR, RRE, Z, e1, e2, new, e1, aeb, f32, IF_BFP) [all …]
|