Home
last modified time | relevance | path

Searched +full:0 +full:x70000000 (Results 1 – 25 of 200) sorted by relevance

12345678

/linux-5.10/drivers/of/unittest-data/
Dtests-address.dtsi17 ranges = <0x70000000 0x70000000 0x40000000>,
18 <0x00000000 0xd0000000 0x20000000>;
19 dma-ranges = <0x0 0x20000000 0x40000000>;
22 reg = <0x70000000 0x1000>;
28 ranges = <0x0 0x0 0x80000000 0x0 0x100000>;
29 dma-ranges = <0x1 0x0 0x0 0x20 0x0>;
32 reg = <0x0 0x1000 0x0 0x1000>;
40 reg = <0x90000000 0x1000>;
41 ranges = <0x42000000 0x0 0x40000000 0x40000000 0x0 0x10000000>;
42 dma-ranges = <0x42000000 0x0 0x80000000 0x00000000 0x0 0x10000000>,
[all …]
/linux-5.10/arch/arm64/boot/dts/ti/
Dk3-am65.dtsi68 ranges = <0x00 0x00100000 0x00 0x00100000 0x00 0x00020000>, /* ctrl mmr */
69 <0x00 0x00600000 0x00 0x00600000 0x00 0x00001100>, /* GPIO */
70 <0x00 0x00900000 0x00 0x00900000 0x00 0x00012000>, /* serdes */
71 <0x00 0x01000000 0x00 0x01000000 0x00 0x0af02400>, /* Most peripherals */
72 <0x00 0x30800000 0x00 0x30800000 0x00 0x0bc00000>, /* MAIN NAVSS */
73 <0x00 0x70000000 0x00 0x70000000 0x00 0x00200000>, /* MSMC SRAM */
74 <0x00 0x10000000 0x00 0x10000000 0x00 0x10000000>, /* PCIe DAT */
76 <0x00 0x28380000 0x00 0x28380000 0x00 0x03880000>,
77 <0x00 0x40200000 0x00 0x40200000 0x00 0x00900100>,
78 <0x00 0x40f00000 0x00 0x40f00000 0x00 0x00020000>, /* CTRL_MMR0 */
[all …]
Dk3-j7200.dtsi39 #size-cells = <0>;
53 cpu0: cpu@0 {
55 reg = <0x000>;
58 i-cache-size = <0xc000>;
61 d-cache-size = <0x8000>;
69 reg = <0x001>;
72 i-cache-size = <0xc000>;
75 d-cache-size = <0x8000>;
85 cache-size = <0x100000>;
125 ranges = <0x00 0x00100000 0x00 0x00100000 0x00 0x00020000>, /* ctrl mmr */
[all …]
Dk3-j721e.dtsi40 #size-cells = <0>;
54 cpu0: cpu@0 {
56 reg = <0x000>;
59 i-cache-size = <0xC000>;
62 d-cache-size = <0x8000>;
70 reg = <0x001>;
73 i-cache-size = <0xC000>;
76 d-cache-size = <0x8000>;
86 cache-size = <0x100000>;
127 ranges = <0x00 0x00100000 0x00 0x00100000 0x00 0x00020000>, /* ctrl mmr */
[all …]
/linux-5.10/arch/sparc/include/asm/
Dfbio.h10 #define CG6_FBC 0x70000000
11 #define CG6_TEC 0x70001000
12 #define CG6_BTREGS 0x70002000
13 #define CG6_FHC 0x70004000
14 #define CG6_THC 0x70005000
15 #define CG6_ROM 0x70006000
16 #define CG6_RAM 0x70016000
17 #define CG6_DHC 0x80000000
19 #define CG3_MMAP_OFFSET 0x4000000
22 #define TCX_RAM8BIT 0x00000000
[all …]
/linux-5.10/arch/arm/mach-tegra/
Diomap.h16 #define TEGRA_IRAM_BASE 0x40000000
19 #define TEGRA_ARM_PERIF_BASE 0x50040000
22 #define TEGRA_ARM_INT_DIST_BASE 0x50041000
25 #define TEGRA_TMR1_BASE 0x60005000
28 #define TEGRA_TMR2_BASE 0x60005008
31 #define TEGRA_TMRUS_BASE 0x60005010
34 #define TEGRA_TMR3_BASE 0x60005050
37 #define TEGRA_TMR4_BASE 0x60005058
40 #define TEGRA_CLK_RESET_BASE 0x60006000
43 #define TEGRA_FLOW_CTRL_BASE 0x60007000
[all …]
/linux-5.10/drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/
Dphytbl_lcn.c10 0x00000000,
11 0x00000000,
12 0x00000000,
13 0x00000000,
14 0x00000000,
15 0x00000000,
16 0x00000000,
17 0x00000000,
18 0x00000004,
19 0x00000000,
[all …]
/linux-5.10/arch/m68k/include/asm/
Dfbio.h13 #define FBTYPE_SUN1BW 0 /* mono */
58 #define FBIOGTYPE _IOR('F', 0, struct fbtype)
61 int index; /* first element (0 origin) */
124 #define FB_WID_SHARED_8 0
196 #define FB_CLUT_WAIT 0x00000001 /* Not yet implemented */
225 #define CG6_FBC 0x70000000
226 #define CG6_TEC 0x70001000
227 #define CG6_BTREGS 0x70002000
228 #define CG6_FHC 0x70004000
229 #define CG6_THC 0x70005000
[all …]
/linux-5.10/arch/powerpc/boot/dts/
DkuroboxHD.dts37 #size-cells = <0>;
41 reg = <0x0>;
44 bus-frequency = <0>; /* Fixed by bootloader */
46 i-cache-size = <0x4000>;
47 d-cache-size = <0x4000>;
53 reg = <0x0 0x4000000>;
61 store-gathering = <0>; /* 0 == off, !0 == on */
62 reg = <0x80000000 0x100000>;
63 ranges = <0x80000000 0x80000000 0x70000000 /* pci mem space */
64 0xfc000000 0xfc000000 0x100000 /* EUMB */
[all …]
DkuroboxHG.dts37 #size-cells = <0>;
41 reg = <0x0>;
44 bus-frequency = <0>; /* Fixed by bootloader */
46 i-cache-size = <0x4000>;
47 d-cache-size = <0x4000>;
53 reg = <0x0 0x8000000>;
61 store-gathering = <0>; /* 0 == off, !0 == on */
62 reg = <0x80000000 0x100000>;
63 ranges = <0x80000000 0x80000000 0x70000000 /* pci mem space */
64 0xfc000000 0xfc000000 0x100000 /* EUMB */
[all …]
/linux-5.10/include/uapi/linux/
Delf.h26 #define PT_NULL 0
34 #define PT_LOOS 0x60000000 /* OS-specific */
35 #define PT_HIOS 0x6fffffff /* OS-specific */
36 #define PT_LOPROC 0x70000000
37 #define PT_HIPROC 0x7fffffff
38 #define PT_GNU_EH_FRAME 0x6474e550
39 #define PT_GNU_PROPERTY 0x6474e553
41 #define PT_GNU_STACK (PT_LOOS + 0x474e551)
47 * or equal to PN_XNUM(0xffff), it is set to sh_info field of the
48 * section header at index 0, and PN_XNUM is set to e_phnum
[all …]
/linux-5.10/Documentation/devicetree/bindings/mips/
Dmscc.txt25 reg = <0x71070000 0x1c>;
42 reg = <0x70000000 0x2c>;
58 reg = <0x10d0000 0x10000>;
/linux-5.10/drivers/gpu/drm/amd/amdkfd/
Dcwsr_trap_handler.h24 0xbf820001, 0xbf820121,
25 0xb8f4f802, 0x89748674,
26 0xb8f5f803, 0x8675ff75,
27 0x00000400, 0xbf850017,
28 0xc00a1e37, 0x00000000,
29 0xbf8c007f, 0x87777978,
30 0xbf840005, 0x8f728374,
31 0xb972e0c2, 0xbf800002,
32 0xb9740002, 0xbe801d78,
33 0xb8f5f803, 0x8675ff75,
[all …]
/linux-5.10/arch/arm64/boot/dts/sprd/
Dsharkl64.dtsi28 reg = <0 0x70000000 0 0x100>;
29 interrupts = <0 2 0xf04>;
36 reg = <0 0x70100000 0 0x100>;
37 interrupts = <0 3 0xf04>;
44 reg = <0 0x70200000 0 0x100>;
45 interrupts = <0 4 0xf04>;
52 reg = <0 0x70300000 0 0x100>;
53 interrupts = <0 5 0xf04>;
62 #clock-cells = <0>;
/linux-5.10/Documentation/devicetree/bindings/fuse/
Dnvidia,tegra20-fuse.txt34 reg = <0x7000f800 0x400>,
35 <0x70000000 0x400>;
/linux-5.10/Documentation/devicetree/bindings/c6x/
Demifa.txt35 reg = <0x70000000 0x100>;
36 ranges = <0x2 0x0 0xa0000000 0x00000008
37 0x3 0x0 0xb0000000 0x00400000
38 0x4 0x0 0xc0000000 0x10000000
39 0x5 0x0 0xD0000000 0x10000000>;
43 ti,emifa-ce-config = <0x00240120
44 0x00240120
45 0x00240122
46 0x00240122>;
48 flash@3,0 {
[all …]
/linux-5.10/arch/arm/boot/dts/
Dimx50-evk.dts16 reg = <0x70000000 0x80000000>;
22 pinctrl-0 = <&pinctrl_cspi>;
33 partition@0 {
35 reg = <0x0 0x100000>;
41 reg = <0x100000 0x300000>;
48 pinctrl-0 = <&pinctrl_fec>;
58 MX50_PAD_CSPI_SCLK__CSPI_SCLK 0x00
59 MX50_PAD_CSPI_MISO__CSPI_MISO 0x00
60 MX50_PAD_CSPI_MOSI__CSPI_MOSI 0x00
61 MX50_PAD_CSPI_SS0__GPIO4_11 0xc4
[all …]
Dspear300.dtsi15 ranges = <0x60000000 0x60000000 0x50000000
16 0xd0000000 0xd0000000 0x30000000>;
20 reg = <0x99000000 0x1000>;
25 reg = <0x60000000 0x1000>;
34 reg = <0x94000000 0x1000 /* FSMC Register */
35 0x80000000 0x0010 /* NAND Base DATA */
36 0x80020000 0x0010 /* NAND Base ADDR */
37 0x80010000 0x0010>; /* NAND Base CMD */
44 reg = <0x70000000 0x100>;
49 shirq: interrupt-controller@0x50000000 {
[all …]
/linux-5.10/Documentation/devicetree/bindings/spi/
Dst,stm32-qspi.yaml65 reg = <0x58003000 0x1000>, <0x70000000 0x10000000>;
68 dmas = <&mdma1 22 0x10 0x100002 0x0 0x0>,
69 <&mdma1 22 0x10 0x100008 0x0 0x0>;
75 #size-cells = <0>;
77 flash@0 {
79 reg = <0>;
/linux-5.10/arch/mips/include/asm/
Delf.h21 #define EF_MIPS_ARCH_1 0x00000000 /* -mips1 code. */
22 #define EF_MIPS_ARCH_2 0x10000000 /* -mips2 code. */
23 #define EF_MIPS_ARCH_3 0x20000000 /* -mips3 code. */
24 #define EF_MIPS_ARCH_4 0x30000000 /* -mips4 code. */
25 #define EF_MIPS_ARCH_5 0x40000000 /* -mips5 code. */
26 #define EF_MIPS_ARCH_32 0x50000000 /* MIPS32 code. */
27 #define EF_MIPS_ARCH_64 0x60000000 /* MIPS64 code. */
28 #define EF_MIPS_ARCH_32R2 0x70000000 /* MIPS32 R2 code. */
29 #define EF_MIPS_ARCH_64R2 0x80000000 /* MIPS64 R2 code. */
32 #define EF_MIPS_ABI_O32 0x00001000 /* O32 ABI. */
[all …]
/linux-5.10/drivers/net/ethernet/smsc/
Dsmsc911x.h12 #define LAN9115 0x01150000
13 #define LAN9116 0x01160000
14 #define LAN9117 0x01170000
15 #define LAN9118 0x01180000
16 #define LAN9215 0x115A0000
17 #define LAN9216 0x116A0000
18 #define LAN9217 0x117A0000
19 #define LAN9218 0x118A0000
20 #define LAN9210 0x92100000
21 #define LAN9211 0x92110000
[all …]
Dsmsc9420.h22 /* Register set is duplicated for BE at an offset of 0x200 */
23 #define LAN9420_CPSR_ENDIAN_OFFSET (0x200)
25 #define LAN9420_CPSR_ENDIAN_OFFSET (0)
28 #define PCI_VENDOR_ID_9420 (0x1055)
29 #define PCI_DEVICE_ID_9420 (0xE420)
31 #define LAN_REGISTER_EXTENT (0x400)
34 #define SMSC9420_EEPROM_MAGIC (0x9420)
41 #define BUS_MODE (0x00)
42 #define BUS_MODE_SWR_ (BIT(0))
51 #define TX_POLL_DEMAND (0x04)
[all …]
/linux-5.10/Documentation/devicetree/bindings/mtd/
Datmel-nand.txt38 device (always 0)
39 3rd entry: the memory region size (always 0x800000)
77 reg = <0x70000000 0x8000000>;
82 reg = <0xffffc070 0x490>,
83 <0xffffc500 0x100>;
91 reg = <0x10000000 0x10000000
92 0x40000000 0x30000000>;
93 ranges = <0x0 0x0 0x10000000 0x10000000
94 0x1 0x0 0x40000000 0x10000000
95 0x2 0x0 0x50000000 0x10000000
[all …]
/linux-5.10/drivers/gpu/drm/mcde/
Dmcde_drm.h13 #define MCDE_CR 0x00000000
14 #define MCDE_CR_IFIFOEMPTYLINECOUNT_V422_SHIFT 0
15 #define MCDE_CR_IFIFOEMPTYLINECOUNT_V422_MASK 0x0000003F
22 #define MCDE_CONF0 0x00000004
23 #define MCDE_CONF0_SYNCMUX0 BIT(0)
32 #define MCDE_CONF0_IFIFOCTRLWTRMRKLVL_MASK 0x00007000
34 #define MCDE_CONF0_OUTMUX0_MASK 0x00070000
36 #define MCDE_CONF0_OUTMUX1_MASK 0x00380000
38 #define MCDE_CONF0_OUTMUX2_MASK 0x01C00000
40 #define MCDE_CONF0_OUTMUX3_MASK 0x0E000000
[all …]
/linux-5.10/arch/c6x/include/asm/
Delf.h31 #define elf_check_const_displacement(x) (0)
38 } while (0)
40 #define ELF_FDPIC_CORE_EFLAGS 0
42 #define ELF_CORE_COPY_FPREGS(...) 0 /* No FPU regs to copy */
69 #define ELF_HWCAP (0)
78 #define SHT_C6000_UNWIND 0x70000001
79 #define SHT_C6000_PREEMPTMAP 0x70000002
80 #define SHT_C6000_ATTRIBUTES 0x70000003
83 #define DT_C6000_DSBT_BASE 0x70000000
84 #define DT_C6000_DSBT_SIZE 0x70000001
[all …]

12345678