Home
last modified time | relevance | path

Searched +full:0 +full:x23 (Results 1 – 25 of 1022) sorted by relevance

12345678910>>...41

/linux-5.10/arch/arm64/crypto/
Dsha512-core.S_shipped74 add x29,sp,#0
78 stp x23,x24,[sp,#48]
84 ldp x22,x23,[x0,#2*8]
97 rev x3,x3 // 0
113 add x23,x23,x27 // d+=h
124 ror x16,x23,#14
126 eor x7,x23,x23,ror#23
127 and x17,x24,x23
128 bic x28,x25,x23
151 and x17,x23,x22
[all …]
Daes-neonbs-core.S357 movi \t0\().16b, #0x55
358 movi \t1\().16b, #0x33
361 movi \t0\().16b, #0x0f
370 M0: .octa 0x0004080c0105090d02060a0e03070b0f
372 M0SR: .octa 0x0004080c05090d010a0e02060f03070b
373 SR: .octa 0x0f0e0d0c0a09080b0504070600030201
374 SRM0: .octa 0x01060b0c0207080d0304090e00050a0f
376 M0ISR: .octa 0x0004080c0d0105090a0e0206070b0f03
377 ISR: .octa 0x0f0e0d0c080b0a090504070602010003
378 ISRM0: .octa 0x0306090c00070a0d01040b0e0205080f
[all …]
/linux-5.10/drivers/net/wan/
Dwanxlfw.inc_shipped2 0x60,0x00,0x00,0x16,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
3 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x06,0xB9,0x40,0x00,0x00,0x00,0x00,0x00,
4 0x10,0x14,0x42,0x80,0x4A,0xB0,0x09,0xB0,0x00,0x00,0x10,0x04,0x67,0x00,0x00,0x0E,
5 0x06,0xB0,0x40,0x00,0x00,0x00,0x09,0xB0,0x00,0x00,0x10,0x04,0x58,0x80,0x0C,0x80,
6 0x00,0x00,0x00,0x10,0x66,0x00,0xFF,0xDE,0x21,0xFC,0x00,0x00,0x16,0xBC,0x00,0x6C,
7 0x21,0xFC,0x00,0x00,0x17,0x5E,0x01,0x00,0x21,0xFC,0x00,0x00,0x16,0xDE,0x01,0x78,
8 0x21,0xFC,0x00,0x00,0x16,0xFE,0x01,0x74,0x21,0xFC,0x00,0x00,0x17,0x1E,0x01,0x70,
9 0x21,0xFC,0x00,0x00,0x17,0x3E,0x01,0x6C,0x21,0xFC,0x00,0x00,0x18,0x4C,0x02,0x00,
10 0x23,0xFC,0x78,0x00,0x00,0x00,0xFF,0xFC,0x15,0x48,0x33,0xFC,0x04,0x80,0xFF,0xFC,
11 0x10,0x26,0x33,0xFC,0x01,0x10,0xFF,0xFC,0x10,0x2A,0x23,0xFC,0x00,0xD4,0x9F,0x40,
[all …]
/linux-5.10/drivers/iio/gyro/
Dst_gyro_core.c30 #define ST_GYRO_DEFAULT_OUT_X_L_ADDR 0x28
31 #define ST_GYRO_DEFAULT_OUT_Y_L_ADDR 0x2a
32 #define ST_GYRO_DEFAULT_OUT_Z_L_ADDR 0x2c
58 .wai = 0xd3,
61 [0] = L3G4200D_GYRO_DEV_NAME,
66 .addr = 0x20,
67 .mask = 0xc0,
69 { .hz = 100, .value = 0x00, },
70 { .hz = 200, .value = 0x01, },
71 { .hz = 400, .value = 0x02, },
[all …]
/linux-5.10/crypto/
Dtestmgr.h33 * @ksize: Length of @key in bytes (0 if no key)
101 * @crypt_error: When @novrfy=0, the expected error from encrypt(). When
219 "\x00\xBB\xF8\x2F\x09\x06\x82\xCE\x9C\x23\x38\xAC\x2B\x9D\xA8\x71"
293 "\x77\xAF\x51\x27\x5B\x5E\x69\xB8\x81\xE6\x11\xC5\x43\x23\x81\x04"
387 "\xB9\x23\x40\xA8\x86\x1E\x38\x83\xB2\x73\x1D\x53\xFB\x9E\x2A\x8A"
395 "\xC4\xB7\x05\x5A\xB7\x41\x0A\x23\x8E\x03\x8A\x1C\xAE\xD3\x1E\xCE"
416 "\x1B\x69\x03\xF2\x7B\xEB\xE5\x8C\x14\xD6\x23\x4F\x52\x6F\x18\xA6"
450 "\x34\xF9\xA9\x33\x70\x11\xAD\x5A\xDC\x5F\xCF\x50\xF6\x23\x2F\x39"
451 "\xAC\x92\x48\x53\x4D\x01\x96\x3C\xD8\xDC\x1F\x23\x23\x78\x80\x34"
464 "\x93\x04\x02\x3A\xBB\x67\x02\xB9\xFD\x23\xF0\x02\x2B\x49\x85\xC9"
[all …]
/linux-5.10/arch/arm/mach-omap2/
Dopp4xxx_data.c40 VOLT_DATA_DEFINE(OMAP4430_VDD_MPU_OPP50_UV, OMAP44XX_CONTROL_FUSE_MPU_OPP50, 0xf4, 0x0c),
41 VOLT_DATA_DEFINE(OMAP4430_VDD_MPU_OPP100_UV, OMAP44XX_CONTROL_FUSE_MPU_OPP100, 0xf9, 0x16),
42 VOLT_DATA_DEFINE(OMAP4430_VDD_MPU_OPPTURBO_UV, OMAP44XX_CONTROL_FUSE_MPU_OPPTURBO, 0xfa, 0x23),
43 VOLT_DATA_DEFINE(OMAP4430_VDD_MPU_OPPNITRO_UV, OMAP44XX_CONTROL_FUSE_MPU_OPPNITRO, 0xfa, 0x27),
44 VOLT_DATA_DEFINE(OMAP4430_VDD_MPU_OPPNITROSB_UV, OMAP44XX_CONTROL_FUSE_MPU_OPPNITROSB, 0xfa, 0x27),
45 VOLT_DATA_DEFINE(0, 0, 0, 0),
53 VOLT_DATA_DEFINE(OMAP4430_VDD_IVA_OPP50_UV, OMAP44XX_CONTROL_FUSE_IVA_OPP50, 0xf4, 0x0c),
54 VOLT_DATA_DEFINE(OMAP4430_VDD_IVA_OPP100_UV, OMAP44XX_CONTROL_FUSE_IVA_OPP100, 0xf9, 0x16),
55 VOLT_DATA_DEFINE(OMAP4430_VDD_IVA_OPPTURBO_UV, OMAP44XX_CONTROL_FUSE_IVA_OPPTURBO, 0xfa, 0x23),
56 VOLT_DATA_DEFINE(0, 0, 0, 0),
[all …]
/linux-5.10/tools/testing/selftests/arm64/signal/
Dsignals.S28 add x23, sp, x22 /* new sigframe base with misaligment if any */
32 mov x2, x23
36 mov x0, x23
52 str x23, [x0]
54 mov sp, x23
57 svc #0
/linux-5.10/arch/x86/include/asm/
Dprocessor-cyrix.h5 * Access order is always 0x22 (=offset), 0x23 (=value)
10 outb(reg, 0x22); in getCx86()
11 return inb(0x23); in getCx86()
16 outb(reg, 0x22); in setCx86()
17 outb(data, 0x23); in setCx86()
/linux-5.10/drivers/iio/accel/
Dst_accel_core.c30 #define ST_ACCEL_DEFAULT_OUT_X_L_ADDR 0x28
31 #define ST_ACCEL_DEFAULT_OUT_Y_L_ADDR 0x2a
32 #define ST_ACCEL_DEFAULT_OUT_Z_L_ADDR 0x2c
94 .wai = 0x33,
97 [0] = LIS3DH_ACCEL_DEV_NAME,
108 .addr = 0x20,
109 .mask = 0xf0,
111 { .hz = 1, .value = 0x01, },
112 { .hz = 10, .value = 0x02, },
113 { .hz = 25, .value = 0x03, },
[all …]
/linux-5.10/arch/arm64/kernel/
Dentry.S49 .irp n,0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29
58 #define BAD_SYNC 0
66 .if \el == 0
87 tbnz x0, #THREAD_SHIFT, 0f
92 0:
145 nop // Patched to SMC/HVC #0
180 stp x0, x1, [sp, #16 * 0]
191 stp x22, x23, [sp, #16 * 11]
196 .if \el == 0
211 apply_ssbd 1, x22, x23
[all …]
Dhead.S41 #if (PAGE_OFFSET & 0x1fffff) != 0
70 add x13, x18, #0x16
74 .long 0 // reserved
76 .quad 0 // Image load offset from start of RAM, little-endian
79 .quad 0 // reserved
80 .quad 0 // reserved
81 .quad 0 // reserved
89 .long 0 // reserved
100 * x23 primary_entry() .. start_kernel() physical misalignment/KASLR offset
108 adrp x23, __PHYS_OFFSET
[all …]
/linux-5.10/lib/crypto/
Dcurve25519-fiat32.c18 * entries t[0]...t[9], represents the integer t[0]+2^26 t[1]+2^51 t[2]+2^77
41 h[0] = a0&((1<<26)-1); /* 26 used, 32-26 left. 26 */ in fe_frombytes_impl()
104 t = -!!t; /* all set if nonzero, 0 if 0 */ in cmovznz32()
119 { const u32 x2 = in1[0]; in fe_freeze()
120 { u32 x20; u8/*bool*/ x21 = subborrow_u26(0x0, x2, 0x3ffffed, &x20); in fe_freeze()
121 { u32 x23; u8/*bool*/ x24 = subborrow_u25(x21, x4, 0x1ffffff, &x23); in fe_freeze() local
122 { u32 x26; u8/*bool*/ x27 = subborrow_u26(x24, x6, 0x3ffffff, &x26); in fe_freeze()
123 { u32 x29; u8/*bool*/ x30 = subborrow_u25(x27, x8, 0x1ffffff, &x29); in fe_freeze()
124 { u32 x32; u8/*bool*/ x33 = subborrow_u26(x30, x10, 0x3ffffff, &x32); in fe_freeze()
125 { u32 x35; u8/*bool*/ x36 = subborrow_u25(x33, x12, 0x1ffffff, &x35); in fe_freeze()
[all …]
/linux-5.10/drivers/net/wireless/mediatek/mt7601u/
Dinitvals_phy.h14 /* Bank 0 - for central blocks: BG, PLL, XTAL, LO, ADC/DAC */
15 RF_REG_PAIR(0, 0, 0x02),
16 RF_REG_PAIR(0, 1, 0x01),
17 RF_REG_PAIR(0, 2, 0x11),
18 RF_REG_PAIR(0, 3, 0xff),
19 RF_REG_PAIR(0, 4, 0x0a),
20 RF_REG_PAIR(0, 5, 0x20),
21 RF_REG_PAIR(0, 6, 0x00),
23 RF_REG_PAIR(0, 7, 0x00),
24 RF_REG_PAIR(0, 8, 0x00),
[all …]
/linux-5.10/drivers/media/pci/ttpci/
Dttpci-eeprom.c32 #define dprintk(x...) do { printk(x); } while (0)
34 #define dprintk(x...) do { } while (0)
41 u16 tmp = 0xffff; in check_mac_tt()
43 for (i = 0; i < 8; i++) { in check_mac_tt()
45 tmp ^= (tmp >> 4) & 0x0f; in check_mac_tt()
46 tmp ^= (tmp << 12) ^ ((tmp & 0xff) << 5); in check_mac_tt()
48 tmp ^= 0xffff; in check_mac_tt()
49 return (((tmp >> 8) ^ buf[8]) | ((tmp & 0xff) ^ buf[9])); in check_mac_tt()
54 u8 xor[20] = { 0x72, 0x23, 0x68, 0x19, 0x5c, 0xa8, 0x71, 0x2c, in getmac_tt()
55 0x54, 0xd3, 0x7b, 0xf1, 0x9E, 0x23, 0x16, 0xf6, in getmac_tt()
[all …]
/linux-5.10/drivers/infiniband/hw/qib/
Dqib_7322_regs.h35 #define QIB_7322_Revision_OFFS 0x0
36 #define QIB_7322_Revision_DEF 0x0000000002010601
37 #define QIB_7322_Revision_R_Simulator_LSB 0x3F
38 #define QIB_7322_Revision_R_Simulator_MSB 0x3F
39 #define QIB_7322_Revision_R_Simulator_RMASK 0x1
40 #define QIB_7322_Revision_R_Emulation_LSB 0x3E
41 #define QIB_7322_Revision_R_Emulation_MSB 0x3E
42 #define QIB_7322_Revision_R_Emulation_RMASK 0x1
43 #define QIB_7322_Revision_R_Emulation_Revcode_LSB 0x28
44 #define QIB_7322_Revision_R_Emulation_Revcode_MSB 0x3D
[all …]
/linux-5.10/drivers/gpu/drm/
Ddrm_edid_load.c30 return 0; in __drm_set_edid_firmware_path()
53 0x00, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0x00,
54 0x31, 0xd8, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
55 0x05, 0x16, 0x01, 0x03, 0x6d, 0x1b, 0x14, 0x78,
56 0xea, 0x5e, 0xc0, 0xa4, 0x59, 0x4a, 0x98, 0x25,
57 0x20, 0x50, 0x54, 0x01, 0x00, 0x00, 0x45, 0x40,
58 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01,
59 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0xa0, 0x0f,
60 0x20, 0x00, 0x31, 0x58, 0x1c, 0x20, 0x28, 0x80,
61 0x14, 0x00, 0x15, 0xd0, 0x10, 0x00, 0x00, 0x1e,
[all …]
/linux-5.10/include/video/
Dtrident.h4 #define TRIDENTFB_DEBUG 0
20 #define CYBER9320 0x9320
21 #define CYBER9388 0x9388
22 #define CYBER9382 0x9382 /* the real PCI id for this is 9660 */
23 #define CYBER9385 0x9385 /* ditto */
24 #define CYBER9397 0x9397
25 #define CYBER9397DVD 0x939A
26 #define CYBER9520 0x9520
27 #define CYBER9525DVD 0x9525
28 #define TGUI9440 0x9440
[all …]
/linux-5.10/arch/powerpc/kernel/vdso32/
Dsigtramp.S42 .byte 0x0f; /* DW_CFA_def_cfa_expression */ \
45 .byte 0x71; .sleb128 PTREGS; /* DW_OP_breg1 */ \
46 .byte 0x06; /* DW_OP_deref */ \
47 .byte 0x23; .uleb128 RSIZE; /* DW_OP_plus_uconst */ \
48 .byte 0x06; /* DW_OP_deref */ \
54 .byte 0x10; /* DW_CFA_expression */ \
58 .byte 0x71; .sleb128 PTREGS; /* DW_OP_breg1 */ \
59 .byte 0x06; /* DW_OP_deref */ \
61 .byte 0x23; .uleb128 ofs; /* DW_OP_plus_uconst */ \
67 the pt_regs struct. This macro is for REGNO == 0, and contains
[all …]
/linux-5.10/drivers/isdn/capi/
Dcapiutil.c25 /* from CAPI2.0 DDK AVM Berlin GmbH */
61 /*0a */
63 /*0b */
65 /*0c */
67 /*0d */
69 /*0e */
71 /*0f */
141 /* ALERT_REQ */ [0x01] = "\x03\x04\x0c\x27\x2f\x1c\x01\x01",
142 …/* CONNECT_REQ */ [0x02] = "\x03\x14\x0e\x10\x0f\x11\x0d\x06\x08\x0a\x05\x07\x09\x01\x0b\x28\x22\x…
143 /* DISCONNECT_REQ */ [0x04] = "\x03\x04\x0c\x27\x2f\x1c\x01\x01",
[all …]
/linux-5.10/drivers/media/pci/cx23885/
Dcx23885-av.c28 cx23885_flatiron_write(dev, 0x1f, in cx23885_av_work_handler()
29 cx23885_flatiron_read(dev, 0x1f) | 0x80); in cx23885_av_work_handler()
30 cx23885_flatiron_write(dev, 0x23, in cx23885_av_work_handler()
31 cx23885_flatiron_read(dev, 0x23) | 0x80); in cx23885_av_work_handler()
/linux-5.10/arch/powerpc/kernel/vdso64/
Dsigtramp.S32 .long 0,0,0
33 .quad 0,-21*8
38 .byte 0x0f; /* DW_CFA_def_cfa_expression */ \
41 .byte 0x71; .sleb128 PTREGS; /* DW_OP_breg1 */ \
42 .byte 0x06; /* DW_OP_deref */ \
43 .byte 0x23; .uleb128 RSIZE; /* DW_OP_plus_uconst */ \
44 .byte 0x06; /* DW_OP_deref */ \
50 .byte 0x10; /* DW_CFA_expression */ \
54 .byte 0x71; .sleb128 PTREGS; /* DW_OP_breg1 */ \
55 .byte 0x06; /* DW_OP_deref */ \
[all …]
/linux-5.10/sound/drivers/opl4/
Dyrw801.c40 snd_opl4_read_memory(opl4, buf, 0x001200, 15); in snd_yrw801_detect()
43 snd_opl4_read_memory(opl4, buf, 0x1ffffe, 2); in snd_yrw801_detect()
44 if (buf[0] != 0x01) in snd_yrw801_detect()
46 snd_printdd("YRW801 ROM version %02x.%02x\n", buf[0], buf[1]); in snd_yrw801_detect()
47 return 0; in snd_yrw801_detect()
58 {0x14, 0x27, {0x12c,7474,100, 0,0,0x00,0xc8,0x20,0xf2,0x13,0x08,0x0}},
59 {0x28, 0x2d, {0x12d,6816,100, 0,0,0x00,0xc8,0x20,0xf2,0x14,0x08,0x0}},
60 {0x2e, 0x33, {0x12e,5899,100, 0,0,0x00,0xc8,0x20,0xf2,0x14,0x08,0x0}},
61 {0x34, 0x39, {0x12f,5290,100, 0,0,0x00,0xc8,0x20,0xf2,0x14,0x08,0x0}},
62 {0x3a, 0x3f, {0x130,4260,100, 0,0,0x0a,0xc8,0x20,0xf2,0x14,0x08,0x0}},
[all …]
/linux-5.10/drivers/media/dvb-frontends/
Dm88ds3103_priv.h23 #define M88RS6000_CHIP_ID 0x74
24 #define M88DS3103_CHIP_ID 0x70
26 #define M88DS3103_CHIPTYPE_3103 0
60 {0x23, 0x07},
61 {0x08, 0x03},
62 {0x0c, 0x02},
63 {0x21, 0x54},
64 {0x25, 0x8a},
65 {0x27, 0x31},
66 {0x30, 0x08},
[all …]
/linux-5.10/drivers/video/fbdev/geode/
Ddisplay_gx1.c30 outb(CONFIG_CCR3, 0x22); in gx1_read_conf_reg()
31 ccr3 = inb(0x23); in gx1_read_conf_reg()
32 outb(CONFIG_CCR3, 0x22); in gx1_read_conf_reg()
33 outb(ccr3 | CONFIG_CCR3_MAPEN, 0x23); in gx1_read_conf_reg()
34 outb(reg, 0x22); in gx1_read_conf_reg()
35 val = inb(0x23); in gx1_read_conf_reg()
36 outb(CONFIG_CCR3, 0x22); in gx1_read_conf_reg()
37 outb(ccr3, 0x23); in gx1_read_conf_reg()
46 return (gx1_read_conf_reg(CONFIG_GCR) & 0x03) << 30; in gx1_gx_base()
54 unsigned dram_size = 0, fb_base; in gx1_frame_buffer_size()
[all …]
/linux-5.10/drivers/s390/crypto/
Dzcrypt_error.h34 unsigned char reserved1; /* 0x00 */
35 unsigned char type; /* 0x82 or 0x88 */
36 unsigned char reserved2[2]; /* 0x0000 */
38 unsigned char reserved3[3]; /* 0x000000 */
41 #define TYPE82_RSP_CODE 0x82
42 #define TYPE88_RSP_CODE 0x88
44 #define REP82_ERROR_MACHINE_FAILURE 0x10
45 #define REP82_ERROR_PREEMPT_FAILURE 0x12
46 #define REP82_ERROR_CHECKPT_FAILURE 0x14
47 #define REP82_ERROR_MESSAGE_TYPE 0x20
[all …]

12345678910>>...41