Home
last modified time | relevance | path

Searched +full:0 +full:x20000 (Results 1 – 25 of 771) sorted by relevance

12345678910>>...31

/linux-5.10/drivers/gpu/drm/nouveau/nvkm/engine/sec/fuc/
Dg98.fuc0s23 ctx_dma_query: .b32 0
24 ctx_dma_src: .b32 0
25 ctx_dma_dst: .b32 0
27 ctx_query_address_high: .b32 0
28 ctx_query_address_low: .b32 0
29 ctx_query_counter: .b32 0
30 ctx_cond_address_high: .b32 0
31 ctx_cond_address_low: .b32 0
32 ctx_cond_off: .b32 0
33 ctx_src_address_high: .b32 0
[all …]
/linux-5.10/arch/arm/boot/dts/
Dtny_a9260_common.dtsi14 reg = <0x20000000 0x4000000>;
30 timer@0 {
32 reg = <0>, <1>;
51 pinctrl-0 = <&pinctrl_nand_cs &pinctrl_nand_rb>;
55 reg = <0x3 0x0 0x800000>;
68 at91bootstrap@0 {
70 reg = <0x0 0x20000>;
75 reg = <0x20000 0x40000>;
80 reg = <0x60000 0x20000>;
85 reg = <0x80000 0x20000>;
[all …]
Dtny_a9263.dts19 reg = <0x20000000 0x4000000>;
39 timer@0 {
41 reg = <0>, <1>;
61 pinctrl-0 = <&pinctrl_nand_cs &pinctrl_nand_rb>;
65 reg = <0x3 0x0 0x800000>;
78 at91bootstrap@0 {
80 reg = <0x0 0x20000>;
85 reg = <0x20000 0x40000>;
90 reg = <0x60000 0x20000>;
95 reg = <0x80000 0x20000>;
[all …]
Dusb_a9260_common.dtsi26 timer@0 {
28 reg = <0>, <1>;
53 pinctrl-0 = <&pinctrl_nand_cs &pinctrl_nand_rb>;
57 reg = <0x3 0x0 0x800000>;
70 at91bootstrap@0 {
72 reg = <0x0 0x20000>;
77 reg = <0x20000 0x40000>;
82 reg = <0x60000 0x20000>;
87 reg = <0x80000 0x20000>;
92 reg = <0xa0000 0x20000>;
[all …]
Dusb_a9263.dts19 reg = <0x20000000 0x4000000>;
39 timer@0 {
41 reg = <0>, <1>;
63 mtd_dataflash@0 {
65 reg = <0>;
81 pinctrl-0 = <&pinctrl_nand_cs &pinctrl_nand_rb>;
85 reg = <0x3 0x0 0x800000>;
98 at91bootstrap@0 {
100 reg = <0x0 0x20000>;
105 reg = <0x20000 0x40000>;
[all …]
Dat91-qil_a9260.dts18 reg = <0x20000000 0x4000000>;
34 timer@0 {
36 reg = <0>, <1>;
51 pinctrl-0 = <
57 slot@0 {
58 reg = <0>;
64 pinctrl-0 =
75 pinctrl-0 =
83 pinctrl-0 =
99 m41t94@0 {
[all …]
Dat91sam9g20ek_common.dtsi17 reg = <0x20000000 0x4000000>;
54 timer@0 {
56 reg = <0>, <1>;
66 pinctrl-0 =
91 pinctrl-0 = <
107 pinctrl-0 = <&pinctrl_ssc0_tx>;
111 cs-gpios = <0>, <&pioC 11 0>, <0>, <0>;
125 atmel,rtt-rtc-time-reg = <&gpbr 0x0>;
143 pinctrl-0 = <&pinctrl_nand_cs &pinctrl_nand_rb>;
147 reg = <0x3 0x0 0x800000>;
[all …]
Dat91-wb45n.dtsi21 reg = <0x20000000 0x4000000>;
49 pinctrl-0 = <&pinctrl_nand_cs &pinctrl_nand_rb &pinctrl_nand_oe_we>;
54 reg = <0x3 0x0 0x800000>;
69 at91bootstrap@0 {
71 reg = <0x0 0x20000>;
76 reg = <0x20000 0x80000>;
81 reg = <0xa0000 0x20000>;
86 reg = <0xc0000 0x20000>;
91 reg = <0xe0000 0x280000>;
96 reg = <0x360000 0x280000>;
[all …]
Dat91sam9263ek.dts20 reg = <0x20000000 0x4000000>;
40 timer@0 {
42 reg = <0>, <1>;
52 pinctrl-0 = <
70 pinctrl-0 = <
77 slot@0 {
78 reg = <0>;
97 cs-gpios = <&pioA 5 0>, <0>, <0>, <0>;
98 mtd_dataflash@0 {
101 reg = <0>;
[all …]
Dkeystone-k2hk-netcp.dtsi15 queue-range = <0 0x4000>;
16 linkram0 = <0x100000 0x8000>;
17 linkram1 = <0x0 0x10000>;
24 managed-queues = <0 0x2000>;
25 reg = <0x2a40000 0x20000>,
26 <0x2a06000 0x400>,
27 <0x2a02000 0x1000>,
28 <0x2a03000 0x1000>,
29 <0x23a80000 0x20000>,
30 <0x2a80000 0x20000>;
[all …]
Domap2420-h4.dts15 reg = <0x80000000 0x4000000>; /* 64 MB */
20 ranges = <0 0 0x08000000 0x04000000>;
22 nor@0,0 {
27 reg = <0 0 0x04000000>;
46 partition@0 {
48 reg = <0 0x20000>;
52 reg = <0x20000 0x20000>;
56 reg = <0x40000 0x200000>;
60 reg = <0x240000 0x3dc0000>;
Dat91-som60.dtsi20 reg = <0x20000000 0x8000000>;
105 slot@0 {
106 reg = <0>;
113 slot@0 {
114 reg = <0>;
120 cs-gpios = <&pioD 13 0>, <0>, <0>, <0>;
127 pinctrl-0 = <&pinctrl_usart0 &pinctrl_usart0_rts_cts>;
131 pinctrl-0 = <&pinctrl_usart1 &pinctrl_usart1_rts_cts>;
135 pinctrl-0 = <&pinctrl_usart2 &pinctrl_usart2_rts_cts>;
139 pinctrl-0 = <&pinctrl_usart3 &pinctrl_usart3_rts_cts>;
[all …]
Dat91-wb50n.dtsi21 reg = <0x20000000 0x4000000>;
51 pinctrl-0 = <&pinctrl_mmc0_clk_cmd_dat0 &pinctrl_mmc0_dat1_3 &pinctrl_mmc0_cd>;
53 slot@0 {
54 reg = <0>;
61 pinctrl-0 = <&pinctrl_mmc1_clk_cmd_dat0 &pinctrl_mmc1_dat1_3>;
63 atheros@0 {
66 reg = <0>;
76 dmas = <0>, <0>; /* Do not use DMA for dbgu */
84 pinctrl-0 = <&pinctrl_usart0 &pinctrl_usart0_rts_cts>;
92 pinctrl-0 = <&pinctrl_usart1 &pinctrl_usart1_rts_cts>;
[all …]
/linux-5.10/arch/powerpc/boot/dts/fsl/
Dc293si-post.dtsi39 interrupts = <19 2 0 0>;
42 /* controller at 0xa000 */
48 bus-range = <0 255>;
50 interrupts = <16 2 0 0>;
52 pcie@0 {
53 reg = <0 0 0 0 0>;
58 interrupts = <16 2 0 0>;
59 interrupt-map-mask = <0xf800 0 0 7>;
61 /* IDSEL 0x0 */
62 0000 0x0 0x0 0x1 &mpic 0x0 0x1 0x0 0x0
[all …]
/linux-5.10/arch/arm64/boot/dts/qcom/
Dsdm660-xiaomi-lavender.dts29 reg = <0x0 0xa0000000 0x0 0x400000>;
30 console-size = <0x20000>;
31 record-size = <0x20000>;
32 ftrace-size = <0x0>;
33 pmsg-size = <0x20000>;
41 pinctrl-0 = <&uart_console_active>;
/linux-5.10/Documentation/devicetree/bindings/memory-controllers/
Dexynos-srom.yaml33 <bank-number> 0 <parent address of bank> <size>
37 "^.*@[0-3],[a-f0-9]+$":
50 typically 0 as this is the start of the bank.
74 Tacp: Page mode access cycle at Page mode (0 - 15)
75 Tcah: Address holding time after CSn (0 - 15)
76 Tcoh: Chip selection hold on OEn (0 - 15)
77 Tacc: Access cycle (0 - 31, the actual time is N + 1)
78 Tcos: Chip selection set-up before OEn (0 - 15)
79 Tacs: Address set-up before CSn (0 - 15)
96 reg = <0x12560000 0x14>;
[all …]
/linux-5.10/Documentation/devicetree/bindings/soc/ti/
Dkeystone-navigator-qmss.txt27 external link ram entries. If the address is specified as "0"
83 0 : None, i.e interrupt on list full only
123 queue-range = <0 0x4000>;
124 linkram0 = <0x100000 0x8000>;
125 linkram1 = <0x0 0x10000>;
132 managed-queues = <0 0x2000>;
133 reg = <0x2a40000 0x20000>,
134 <0x2a06000 0x400>,
135 <0x2a02000 0x1000>,
136 <0x2a03000 0x1000>,
[all …]
/linux-5.10/Documentation/devicetree/bindings/crypto/
Dfsl-sec6.txt23 Definition: Must include "fsl,sec-v6.0".
63 compatible = "fsl,sec-v6.0";
67 reg = <0xa0000 0x20000>;
68 ranges = <0 0xa0000 0x20000>;
84 Definition: Must include "fsl,sec-v6.0-job-ring".
103 compatible = "fsl,sec-v6.0-job-ring";
104 reg = <0x1000 0x1000>;
105 interrupts = <49 2 0 0>;
115 In qoriq-sec6.0.dtsi:
117 compatible = "fsl,sec-v6.0";
[all …]
/linux-5.10/Documentation/devicetree/bindings/sram/
Dsram.yaml143 reg = <0x5c000000 0x40000>; /* 256 KiB SRAM at address 0x5c000000 */
147 ranges = <0 0x5c000000 0x40000>;
150 reg = <0x100 0x50>;
154 reg = <0x1000 0x1000>;
159 reg = <0x20000 0x20000>;
174 reg = <0x02020000 0x54000>;
177 ranges = <0 0x02020000 0x54000>;
179 smp-sram@0 {
181 reg = <0x0 0x1000>;
186 reg = <0x53000 0x1000>;
[all …]
/linux-5.10/drivers/gpu/drm/amd/include/asic_reg/bif/
Dbif_5_1_sh_mask.h27 #define MM_INDEX__MM_OFFSET_MASK 0x7fffffff
28 #define MM_INDEX__MM_OFFSET__SHIFT 0x0
29 #define MM_INDEX__MM_APER_MASK 0x80000000
30 #define MM_INDEX__MM_APER__SHIFT 0x1f
31 #define MM_INDEX_HI__MM_OFFSET_HI_MASK 0xffffffff
32 #define MM_INDEX_HI__MM_OFFSET_HI__SHIFT 0x0
33 #define MM_DATA__MM_DATA_MASK 0xffffffff
34 #define MM_DATA__MM_DATA__SHIFT 0x0
35 #define BIF_MM_INDACCESS_CNTL__MM_INDACCESS_DIS_MASK 0x2
36 #define BIF_MM_INDACCESS_CNTL__MM_INDACCESS_DIS__SHIFT 0x1
[all …]
/linux-5.10/drivers/platform/chrome/
Dchromeos_pstore.c55 .mem_size = 0x100000,
56 .mem_address = 0xf00000,
57 .record_size = 0x40000,
58 .console_size = 0x20000,
59 .ftrace_size = 0x20000,
60 .pmsg_size = 0x20000,
73 { "GOOG9999", 0 },
90 res = platform_get_resource(pdev, IORESOURCE_MEM, 0); in chromeos_probe_acpi()
103 return 0; in chromeos_probe_acpi()
/linux-5.10/arch/arm64/boot/dts/arm/
Dfoundation-v8-gicv3.dtsi13 ranges = <0x0 0x0 0x2f000000 0x100000>;
15 reg = <0x0 0x2f000000 0x0 0x10000>,
16 <0x0 0x2f100000 0x0 0x200000>,
17 <0x0 0x2c000000 0x0 0x2000>,
18 <0x0 0x2c010000 0x0 0x2000>,
19 <0x0 0x2c02f000 0x0 0x2000>;
26 reg = <0x20000 0x20000>;
/linux-5.10/drivers/gpu/drm/sun4i/
Dsun8i_vi_scaler.h15 #define DE2_VI_SCALER_UNIT_BASE 0x20000
16 #define DE2_VI_SCALER_UNIT_SIZE 0x20000
18 #define DE3_VI_SCALER_UNIT_BASE 0x20000
19 #define DE3_VI_SCALER_UNIT_SIZE 0x08000
30 #define SUN8I_SCALER_VSU_CTRL(base) ((base) + 0x0)
31 #define SUN50I_SCALER_VSU_SCALE_MODE(base) ((base) + 0x10)
32 #define SUN50I_SCALER_VSU_DIR_THR(base) ((base) + 0x20)
33 #define SUN50I_SCALER_VSU_EDGE_THR(base) ((base) + 0x24)
34 #define SUN50I_SCALER_VSU_EDSCL_CTRL(base) ((base) + 0x28)
35 #define SUN50I_SCALER_VSU_ANGLE_THR(base) ((base) + 0x2c)
[all …]
/linux-5.10/drivers/media/common/b2c2/
Dflexcop-sram.c28 return 0; in flexcop_sram_init()
55 return 0; in flexcop_sram_set_dest()
75 #if 0
81 for (i = 0; i < len; i++) {
82 command = bank | addr | 0x04000000 | (*buf << 0x10);
86 while (((read_reg_dw(adapter, 0x700) & 0x80000000) != 0) && (retries > 0)) {
91 if (retries == 0)
94 write_reg_dw(adapter, 0x700, command);
106 for (i = 0; i < len; i++) {
107 command = bank | addr | 0x04008000;
[all …]
/linux-5.10/include/linux/crush/
Dcrush.h26 #define CRUSH_MAGIC 0x00010000ul /* for detecting algorithm revisions */
32 #define CRUSH_MAX_DEVICE_WEIGHT (100u * 0x10000u)
33 #define CRUSH_MAX_BUCKET_WEIGHT (65535u * 0x10000u)
35 #define CRUSH_ITEM_UNDEF 0x7ffffffe /* undefined result (internal use only) */
36 #define CRUSH_ITEM_NONE 0x7fffffff /* no result */
51 CRUSH_RULE_NOOP = 0,
72 #define CRUSH_CHOOSE_N 0
133 __u16 type; /* non-zero; type=0 is reserved for devices */
166 * [ [ 0x10000, 0x20000 ], // position 0
167 * [ 0x20000, 0x40000 ] ] // position 1
[all …]

12345678910>>...31