Home
last modified time | relevance | path

Searched +full:0 +full:x1c00 (Results 1 – 25 of 173) sorted by relevance

1234567

/linux-5.10/arch/mips/include/asm/mach-ar7/
Dar7.h16 #define AR7_SDRAM_BASE 0x14000000
18 #define AR7_REGS_BASE 0x08610000
20 #define AR7_REGS_MAC0 (AR7_REGS_BASE + 0x0000)
21 #define AR7_REGS_GPIO (AR7_REGS_BASE + 0x0900)
22 /* 0x08610A00 - 0x08610BFF (512 bytes, 128 bytes / clock) */
23 #define AR7_REGS_POWER (AR7_REGS_BASE + 0x0a00)
24 #define AR7_REGS_CLOCKS (AR7_REGS_POWER + 0x80)
25 #define UR8_REGS_CLOCKS (AR7_REGS_POWER + 0x20)
26 #define AR7_REGS_UART0 (AR7_REGS_BASE + 0x0e00)
27 #define AR7_REGS_USB (AR7_REGS_BASE + 0x1200)
[all …]
/linux-5.10/Documentation/devicetree/bindings/soc/qcom/
Drpmh-rsc.txt52 "drv-0", "drv-1", "drv-2" etc and "tcs-offset". The
91 For a TCS whose RSC base address is is 0x179C0000 and is at a DRV id of 2, the
92 register offsets for DRV2 start at 0D00, the register calculations are like
94 DRV0: 0x179C0000
95 DRV2: 0x179C0000 + 0x10000 = 0x179D0000
96 DRV2: 0x179C0000 + 0x10000 * 2 = 0x179E0000
97 TCS-OFFSET: 0xD00
102 reg = <0x179c0000 0x10000>,
103 <0x179d0000 0x10000>,
104 <0x179e0000 0x10000>;
[all …]
/linux-5.10/drivers/hwtracing/intel_th/
Dpti.h12 REG_PTI_CTL = 0x1c00,
15 #define PTI_EN BIT(0)
17 #define PTI_MODE 0xf0
20 #define PTI_CLKDIV 0x000f0000
21 #define PTI_PATGENMODE 0x00f00000
26 #define LPP_DEST_PTI BIT(0)
/linux-5.10/arch/powerpc/boot/dts/
Dep88xc.dts19 #size-cells = <0>;
21 PowerPC,885@0 {
23 reg = <0x0>;
28 timebase-frequency = <0>;
29 bus-frequency = <0>;
30 clock-frequency = <0>;
38 reg = <0x0 0x0>;
45 reg = <0xfa200100 0x40>;
48 0x0 0x0 0xfc000000 0x4000000
49 0x3 0x0 0xfa000000 0x1000000
[all …]
Dadder875-redboot.dts24 #size-cells = <0>;
26 PowerPC,875@0 {
28 reg = <0>;
33 timebase-frequency = <0>;
34 bus-frequency = <0>;
35 clock-frequency = <0>;
43 reg = <0 0x01000000>;
51 reg = <0xfa200100 0x40>;
54 0 0 0xfe000000 0x00800000
55 2 0 0xfa100000 0x00008000
[all …]
Dadder875-uboot.dts24 #size-cells = <0>;
26 PowerPC,875@0 {
28 reg = <0>;
33 timebase-frequency = <0>;
34 bus-frequency = <0>;
35 clock-frequency = <0>;
43 reg = <0 0x01000000>;
51 reg = <0xff000100 0x40>;
54 0 0 0xfe000000 0x01000000
57 flash@0,0 {
[all …]
/linux-5.10/Documentation/devicetree/bindings/fsi/
Dibm,fsi2spi.yaml38 reg = <0x1c00 0x400>;
/linux-5.10/drivers/bus/
Domap_l3_smx.h14 #define L3_COMPONENT 0x000
15 #define L3_CORE 0x018
16 #define L3_AGENT_CONTROL 0x020
17 #define L3_AGENT_STATUS 0x028
18 #define L3_ERROR_LOG 0x058
23 #define L3_ERROR_LOG_ADDR 0x060
26 #define L3_SI_CONTROL 0x020
27 #define L3_SI_FLAG_STATUS_0 0x510
31 #define L3_STATUS_0_MPUIA_BRST (shift << 0)
95 #define L3_SI_FLAG_STATUS_1 0x530
[all …]
/linux-5.10/sound/pci/ctxfi/
Dctmixer.h20 #define INIT_VOL 0x1c00
/linux-5.10/drivers/parport/
Dparport_serial.c25 titan_110l = 0,
98 dev->subsystem_device == 0x0299) in netmos_parallel_init()
106 * and serial ports. The form is 0x00PS, where <P> is the number of in netmos_parallel_init()
109 par->numports = (dev->subsystem_device & 0xf0) >> 4; in netmos_parallel_init()
114 return 0; in netmos_parallel_init()
121 /* netmos_9855 */ { 1, { { 0, -1 }, }, netmos_parallel_init },
122 /* netmos_9855_2p */ { 2, { { 0, -1 }, { 2, -1 }, } },
124 /* netmos_9900_2p */ {2, { { 0, 1 }, { 3, 4 }, } },
125 /* netmos_99xx_1p */ {1, { { 0, 1 }, } },
166 PCI_ANY_ID, PCI_ANY_ID, 0, 0, titan_110l },
[all …]
/linux-5.10/drivers/mfd/
Dtimberdale.h23 #define TIMB_REV_MAJOR 0x00
24 #define TIMB_REV_MINOR 0x04
25 #define TIMB_HW_CONFIG 0x08
26 #define TIMB_SW_RST 0x40
29 #define TIMB_HW_CONFIG_SPI_8BIT 0x80
31 #define TIMB_HW_VER_MASK 0x0f
32 #define TIMB_HW_VER0 0x00
33 #define TIMB_HW_VER1 0x01
34 #define TIMB_HW_VER2 0x02
35 #define TIMB_HW_VER3 0x03
[all …]
/linux-5.10/drivers/edac/
Daltera_edac.h15 #define CV_CTLCFG_OFST 0x00
18 #define CV_CTLCFG_ECC_EN 0x400
19 #define CV_CTLCFG_ECC_CORR_EN 0x800
20 #define CV_CTLCFG_GEN_SB_ERR 0x2000
21 #define CV_CTLCFG_GEN_DB_ERR 0x4000
26 #define CV_DRAMADDRW_OFST 0x2C
29 #define DRAMADDRW_COLBIT_MASK 0x001F
30 #define DRAMADDRW_COLBIT_SHIFT 0
31 #define DRAMADDRW_ROWBIT_MASK 0x03E0
33 #define CV_DRAMADDRW_BANKBIT_MASK 0x1C00
[all …]
/linux-5.10/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
Dtonga_baco.c41 { CMD_WRITE, mmGPIOPAD_EN, 0, 0, 0, 0x0 },
42 { CMD_WRITE, mmGPIOPAD_PD_EN, 0, 0, 0, 0x0 },
43 { CMD_WRITE, mmGPIOPAD_PU_EN, 0, 0, 0, 0x0 },
44 { CMD_WRITE, mmGPIOPAD_MASK, 0, 0, 0, 0xff77ffff },
45 { CMD_WRITE, mmDC_GPIO_DVODATA_EN, 0, 0, 0, 0x0 },
46 { CMD_WRITE, mmDC_GPIO_DVODATA_MASK, 0, 0, 0, 0xffffffff },
47 { CMD_WRITE, mmDC_GPIO_GENERIC_EN, 0, 0, 0, 0x0 },
48 { CMD_READMODIFYWRITE, mmDC_GPIO_GENERIC_MASK, 0, 0, 0, 0x03333333 },
49 { CMD_WRITE, mmDC_GPIO_SYNCA_EN, 0, 0, 0, 0x0 },
50 { CMD_READMODIFYWRITE, mmDC_GPIO_SYNCA_MASK, 0, 0, 0, 0x00001111 }
[all …]
/linux-5.10/include/linux/mfd/wm8350/
Dsupply.h17 #define WM8350_BATTERY_CHARGER_CONTROL_1 0xA8
18 #define WM8350_BATTERY_CHARGER_CONTROL_2 0xA9
19 #define WM8350_BATTERY_CHARGER_CONTROL_3 0xAA
22 * R168 (0xA8) - Battery Charger Control 1
24 #define WM8350_CHG_ENA_R168 0x8000
25 #define WM8350_CHG_THR 0x2000
26 #define WM8350_CHG_EOC_SEL_MASK 0x1C00
27 #define WM8350_CHG_TRICKLE_TEMP_CHOKE 0x0200
28 #define WM8350_CHG_TRICKLE_USB_CHOKE 0x0100
29 #define WM8350_CHG_RECOVER_T 0x0080
[all …]
/linux-5.10/drivers/gpu/drm/i915/
Dintel_pch.h19 PCH_NONE = 0, /* No PCH present */
34 #define INTEL_PCH_DEVICE_ID_MASK 0xff80
35 #define INTEL_PCH_IBX_DEVICE_ID_TYPE 0x3b00
36 #define INTEL_PCH_CPT_DEVICE_ID_TYPE 0x1c00
37 #define INTEL_PCH_PPT_DEVICE_ID_TYPE 0x1e00
38 #define INTEL_PCH_LPT_DEVICE_ID_TYPE 0x8c00
39 #define INTEL_PCH_LPT_LP_DEVICE_ID_TYPE 0x9c00
40 #define INTEL_PCH_WPT_DEVICE_ID_TYPE 0x8c80
41 #define INTEL_PCH_WPT_LP_DEVICE_ID_TYPE 0x9c80
42 #define INTEL_PCH_SPT_DEVICE_ID_TYPE 0xA100
[all …]
/linux-5.10/arch/powerpc/kernel/
Dhead_8xx.S36 #if CONFIG_TASK_SIZE <= 0x80000000 && CONFIG_PAGE_OFFSET >= 0x80000000
37 /* By simply checking Address >= 0x80000000, we know if its a kernel address */
40 rlwinm \scratch, \addr, 16, 0xfff8
59 #define RPN_PATTERN 0x00f0
73 * r4: initrd_start or if no initrd then 0
74 * r5: initrd_end - unused if r4 is 0
131 EXCEPTION(0x100, Reset, system_reset_exception, EXC_XFER_STD)
134 . = 0x200
141 EXC_XFER_STD(0x200, machine_check_exception)
144 EXCEPTION(0x500, HardwareInterrupt, do_IRQ, EXC_XFER_LITE)
[all …]
/linux-5.10/drivers/video/fbdev/
Dsm712.h23 #define dac_reg (0x3c8)
24 #define dac_val (0x3c9)
31 #define SIZE_SR00_SR04 (0x04 - 0x00 + 1)
32 #define SIZE_SR10_SR24 (0x24 - 0x10 + 1)
33 #define SIZE_SR30_SR75 (0x75 - 0x30 + 1)
34 #define SIZE_SR80_SR93 (0x93 - 0x80 + 1)
35 #define SIZE_SRA0_SRAF (0xAF - 0xA0 + 1)
36 #define SIZE_GR00_GR08 (0x08 - 0x00 + 1)
37 #define SIZE_AR00_AR14 (0x14 - 0x00 + 1)
38 #define SIZE_CR00_CR18 (0x18 - 0x00 + 1)
[all …]
/linux-5.10/arch/arm/boot/dts/
Dmstar-v7.dtsi17 #size-cells = <0>;
19 cpu0: cpu@0 {
22 reg = <0x0>;
53 ranges = <0x16001000 0x16001000 0x00007000>,
54 <0x1f000000 0x1f000000 0x00400000>,
55 <0xa0000000 0xa0000000 0x20000>;
59 reg = <0x16001000 0x1000>,
60 <0x16002000 0x2000>,
61 <0x16004000 0x2000>,
62 <0x16006000 0x2000>;
[all …]
/linux-5.10/include/video/
Dneomagic.h11 #define NEO_BS0_BLT_BUSY 0x00000001
12 #define NEO_BS0_FIFO_AVAIL 0x00000002
13 #define NEO_BS0_FIFO_PEND 0x00000004
15 #define NEO_BC0_DST_Y_DEC 0x00000001
16 #define NEO_BC0_X_DEC 0x00000002
17 #define NEO_BC0_SRC_TRANS 0x00000004
18 #define NEO_BC0_SRC_IS_FG 0x00000008
19 #define NEO_BC0_SRC_Y_DEC 0x00000010
20 #define NEO_BC0_FILL_PAT 0x00000020
21 #define NEO_BC0_SRC_MONO 0x00000040
[all …]
/linux-5.10/arch/sh/boards/
Dboard-polaris.c23 #define BCR2 (0xFFFFFF62)
24 #define WCR2 (0xFFFFFF66)
25 #define AREA5_WAIT_CTRL (0x1C00)
26 #define WAIT_STATES_10 (0x7)
30 REGULATOR_SUPPLY("vddvario", "smsc911x.0"),
31 REGULATOR_SUPPLY("vdd33a", "smsc911x.0"),
35 [0] = {
38 .end = PA_EXT5 + 0x1fff,
58 .id = 0,
66 static unsigned char heartbeat_bit_pos[] = { 0, 1, 2, 3 };
[all …]
/linux-5.10/sound/pci/hda/
Dhp_x360_helper.c10 { 0x17, 0x90170110 }, in alc295_fixup_hp_top_speakers()
14 …WRITE_COEF(0x24, 0x0012), WRITE_COEF(0x26, 0x0000), WRITE_COEF(0x28, 0x0000), WRITE_COEF(0x29, 0xb… in alc295_fixup_hp_top_speakers()
15 …WRITE_COEF(0x24, 0x0012), WRITE_COEF(0x26, 0x003f), WRITE_COEF(0x28, 0x1000), WRITE_COEF(0x29, 0xb… in alc295_fixup_hp_top_speakers()
16 …WRITE_COEF(0x24, 0x0012), WRITE_COEF(0x26, 0x0004), WRITE_COEF(0x28, 0x0600), WRITE_COEF(0x29, 0xb… in alc295_fixup_hp_top_speakers()
17 …WRITE_COEF(0x24, 0x0012), WRITE_COEF(0x26, 0x006a), WRITE_COEF(0x28, 0x0006), WRITE_COEF(0x29, 0xb… in alc295_fixup_hp_top_speakers()
18 …WRITE_COEF(0x24, 0x0012), WRITE_COEF(0x26, 0x006c), WRITE_COEF(0x28, 0xc0c0), WRITE_COEF(0x29, 0xb… in alc295_fixup_hp_top_speakers()
19 …WRITE_COEF(0x24, 0x0012), WRITE_COEF(0x26, 0x0008), WRITE_COEF(0x28, 0xb000), WRITE_COEF(0x29, 0xb… in alc295_fixup_hp_top_speakers()
20 …WRITE_COEF(0x24, 0x0012), WRITE_COEF(0x26, 0x002e), WRITE_COEF(0x28, 0x0800), WRITE_COEF(0x29, 0xb… in alc295_fixup_hp_top_speakers()
21 …WRITE_COEF(0x24, 0x0012), WRITE_COEF(0x26, 0x006a), WRITE_COEF(0x28, 0x00c1), WRITE_COEF(0x29, 0xb… in alc295_fixup_hp_top_speakers()
22 …WRITE_COEF(0x24, 0x0012), WRITE_COEF(0x26, 0x006c), WRITE_COEF(0x28, 0x0320), WRITE_COEF(0x29, 0xb… in alc295_fixup_hp_top_speakers()
[all …]
/linux-5.10/drivers/net/wireless/broadcom/b43/
Dwa.c24 b43_phy_write(dev, B43_PHY_LNAHPFCTL, 0x1FF9); in b43_wa_initgains()
25 b43_phy_mask(dev, B43_PHY_LPFGAINCTL, 0xFF0F); in b43_wa_initgains()
27 b43_ofdmtab_write16(dev, B43_OFDMTAB_LPFGAIN, 0, 0x1FBF); in b43_wa_initgains()
28 b43_radio_write16(dev, 0x0002, 0x1FBF); in b43_wa_initgains()
30 b43_phy_write(dev, 0x0024, 0x4680); in b43_wa_initgains()
31 b43_phy_write(dev, 0x0020, 0x0003); in b43_wa_initgains()
32 b43_phy_write(dev, 0x001D, 0x0F40); in b43_wa_initgains()
33 b43_phy_write(dev, 0x001F, 0x1C00); in b43_wa_initgains()
35 b43_phy_maskset(dev, 0x002A, 0x00FF, 0x0400); in b43_wa_initgains()
37 b43_phy_maskset(dev, 0x002A, 0x00FF, 0x1A00); in b43_wa_initgains()
[all …]
/linux-5.10/include/linux/platform_data/x86/
Dpmc_atom.h11 #define PCI_DEVICE_ID_VLV_PMC 0x0F1C
13 #define PCI_DEVICE_ID_CHT_PMC 0x229C
16 #define PMC_BASE_ADDR_OFFSET 0x44
17 #define PMC_BASE_ADDR_MASK 0xFFFFFE00
18 #define PMC_MMIO_REG_LEN 0x100
22 #define PMC_FUNC_DIS 0x34
23 #define PMC_FUNC_DIS_2 0x38
30 #define PMC_S0IX_WAKE_EN 0x3C
45 #define PMC_S0IR_TMR 0x80
46 #define PMC_S0I1_TMR 0x84
[all …]
/linux-5.10/arch/arm64/boot/dts/amlogic/
Dmeson-a1.dtsi19 #size-cells = <0>;
21 cpu0: cpu@0 {
24 reg = <0x0 0x0>;
32 reg = <0x0 0x1>;
55 size = <0x0 0x800000>;
56 alignment = <0x0 0x400000>;
79 reg = <0x0 0xfe000000 0x0 0x1000000>;
82 ranges = <0x0 0x0 0x0 0xfe000000 0x0 0x1000000>;
85 reset: reset-controller@0 {
87 reg = <0x0 0x0 0x0 0x8c>;
[all …]
/linux-5.10/arch/arm64/kvm/hyp/
Daarch32.c26 0xF0F0, /* EQ == Z set */
27 0x0F0F, /* NE */
28 0xCCCC, /* CS == C set */
29 0x3333, /* CC */
30 0xFF00, /* MI == N set */
31 0x00FF, /* PL */
32 0xAAAA, /* VS == V set */
33 0x5555, /* VC */
34 0x0C0C, /* HI == C set && Z clear */
35 0xF3F3, /* LS == C clear || Z set */
[all …]

1234567