Home
last modified time | relevance | path

Searched +full:0 +full:x1000 (Results 76 – 100 of 1237) sorted by relevance

12345678910>>...50

/linux/arch/arm64/boot/dts/sprd/
H A Dsc9863a.dtsi15 #size-cells = <0>;
46 CPU0: cpu@0 {
49 reg = <0x0 0x0>;
57 reg = <0x0 0x100>;
65 reg = <0x0 0x200>;
73 reg = <0x0 0x300>;
81 reg = <0x0 0x400>;
89 reg = <0x0 0x500>;
97 reg = <0x0 0x600>;
105 reg = <0x0 0x700>;
[all …]
H A Dums512.dtsi18 #size-cells = <0>;
49 CPU0: cpu@0 {
52 reg = <0x0 0x0>;
60 reg = <0x0 0x100>;
68 reg = <0x0 0x200>;
76 reg = <0x0 0x300>;
84 reg = <0x0 0x400>;
92 reg = <0x0 0x500>;
100 reg = <0x0 0x600>;
108 reg = <0x0 0x700>;
[all …]
/linux/arch/powerpc/boot/dts/fsl/
H A Dqoriq-qman1-portals.dtsi40 qportal0: qman-portal@0 {
42 reg = <0x0 0x4000>, <0x100000 0x1000>;
43 interrupts = <104 2 0 0>;
44 cell-index = <0x0>;
48 reg = <0x4000 0x4000>, <0x101000 0x1000>;
49 interrupts = <106 2 0 0>;
54 reg = <0x8000 0x4000>, <0x102000 0x1000>;
55 interrupts = <108 2 0 0>;
60 reg = <0xc000 0x4000>, <0x103000 0x1000>;
61 interrupts = <110 2 0 0>;
[all …]
/linux/Documentation/devicetree/bindings/pinctrl/
H A Dmediatek,mt8192-pinctrl.yaml149 reg = <0x10005000 0x1000>,
150 <0x11c20000 0x1000>,
151 <0x11d10000 0x1000>,
152 <0x11d30000 0x1000>,
153 <0x11d40000 0x1000>,
154 <0x11e20000 0x1000>,
155 <0x11e70000 0x1000>,
156 <0x11ea0000 0x1000>,
157 <0x11f20000 0x1000>,
158 <0x11f30000 0x1000>,
[all …]
/linux/arch/arm64/boot/dts/toshiba/
H A Dtmpv7708.dtsi14 /memreserve/ 0x81000000 0x00300000; /* cpu-release-addr */
23 #size-cells = <0>;
57 cpu0: cpu@0 {
61 cpu-release-addr = <0x0 0x81100000>;
62 reg = <0x00>;
69 cpu-release-addr = <0x0 0x81100000>;
70 reg = <0x01>;
77 cpu-release-addr = <0x0 0x81100000>;
78 reg = <0x02>;
85 cpu-release-addr = <0x0 0x81100000>;
[all …]
/linux/arch/arm/boot/dts/st/
H A Dspear1310.dtsi16 reg = <0xe0700000 0x1000>;
17 st-spics,peripcfg-reg = <0x3b0>;
28 reg = <0xeb800000 0x4000>;
30 phy-id = <0>;
37 reg = <0xeb804000 0x4000>;
46 reg = <0xeb808000 0x4000>;
55 reg = <0xb1000000 0x10000>;
56 interrupts = <0 68 0x4>;
57 phys = <&miphy0 0>;
64 reg = <0xb1800000 0x10000>;
[all …]
/linux/arch/arm/boot/dts/nuvoton/
H A Dnuvoton-common-npcm7xx.dtsi17 #clock-cells = <0>;
25 #clock-cells = <0>;
33 #clock-cells = <0>;
41 #clock-cells = <0>;
49 #clock-cells = <0>;
56 #clock-cells = <0>;
66 ranges = <0x0 0xf0000000 0x00900000>;
70 reg = <0x3fe000 0x1000>;
75 reg = <0x3fc000 0x1000>;
87 reg = <0x3ff000 0x1000>,
[all …]
/linux/arch/arm/boot/dts/mediatek/
H A Dmt2701.dtsi25 #size-cells = <0>;
28 cpu@0 {
31 reg = <0x0>;
36 reg = <0x1>;
41 reg = <0x2>;
46 reg = <0x3>;
57 reg = <0 0x80002000 0 0x1000>;
64 #clock-cells = <0>;
70 #clock-cells = <0>;
73 clk26m: oscillator@0 {
[all …]
/linux/arch/arm64/boot/dts/hisilicon/
H A Dhi3660-coresight.dtsi16 reg = <0 0xecc40000 0 0x1000>;
34 reg = <0 0xecd40000 0 0x1000>;
52 reg = <0 0xece40000 0 0x1000>;
70 reg = <0 0xecf40000 0 0x1000>;
88 reg = <0 0xec801000 0 0x1000>;
103 #size-cells = <0>;
105 port@0 {
106 reg = <0>;
137 reg = <0 0xec802000 0 0x1000>;
163 reg = <0 0xed440000 0 0x1000>;
[all …]
/linux/arch/arm64/boot/dts/mediatek/
H A Dmt8365.dtsi38 #size-cells = <0>;
40 cluster0_opp: opp-table-0 {
142 cpu0: cpu@0 {
145 reg = <0x0>;
149 i-cache-size = <0x8000>;
152 d-cache-size = <0x8000>;
165 reg = <0x1>;
169 i-cache-size = <0x8000>;
172 d-cache-size = <0x8000>;
185 reg = <0x2>;
[all …]
H A Dmt8516.dtsi21 cluster0_opp: opp-table-0 {
48 #size-cells = <0>;
50 cpu0: cpu@0 {
53 reg = <0x0>;
66 reg = <0x1>;
79 reg = <0x2>;
92 reg = <0x3>;
105 CPU_SLEEP_0_0: cpu-sleep-0-0 {
110 arm,psci-suspend-param = <0x0010000>;
113 CLUSTER_SLEEP_0: cluster-sleep-0 {
[all …]
/linux/arch/arm/boot/dts/nxp/imx/
H A Dimx7ulp.dtsi38 #size-cells = <0>;
43 reg = <0xf00>;
51 reg = <0x40021000 0x1000>,
52 <0x40022000 0x1000>;
59 #clock-cells = <0>;
66 #clock-cells = <0>;
73 #clock-cells = <0>;
80 #clock-cells = <0>;
87 #clock-cells = <0>;
94 reg = <0x40000000 0x800000>;
[all …]
/linux/arch/arm/boot/dts/arm/
H A Darm-realview-pb11mp.dts45 * The PB11MPCore has 512 MiB memory @ 0x70000000
46 * and the first 256 are also remapped @ 0x00000000
48 reg = <0x70000000 0x20000000>;
53 #size-cells = <0>;
56 MP11_0: cpu@0 {
59 reg = <0>;
91 reg = <0x1f001000 0x1000>,
92 <0x1f000100 0x100>;
97 reg = <0x1f002000 0x1000>;
99 interrupts = <0 29 IRQ_TYPE_LEVEL_HIGH>,
[all …]
H A Darm-realview-pb1176.dts45 /* 128 MiB memory @ 0x0 */
46 reg = <0x00000000 0x08000000>;
67 #clock-cells = <0>;
73 #clock-cells = <0>;
82 #clock-cells = <0>;
84 clock-frequency = <0>;
89 reg = <0x30000000 0x4000000>;
98 reg = <0x38000000 0x800000>;
113 reg = <0x3c000000 0x4000000>;
121 reg = <0x3a000000 0x10000>;
[all …]
/linux/arch/mips/boot/dts/ingenic/
H A Dx1830.dtsi13 #size-cells = <0>;
15 cpu0: cpu@0 {
17 compatible = "ingenic,xburst-fpu2.0-mxu2.0";
18 reg = <0>;
26 #address-cells = <0>;
34 reg = <0x10001000 0x50>;
45 #clock-cells = <0>;
50 #clock-cells = <0>;
56 reg = <0x10000000 0x100>;
59 ranges = <0x0 0x10000000 0x100>;
[all …]
/linux/Documentation/devicetree/bindings/powerpc/fsl/
H A Draideng.txt11 - compatible: Should contain "fsl,raideng-v1.0" as the value
13 major number whereas 0 represents minor number. The
22 compatible = "fsl,raideng-v1.0";
25 reg = <0x320000 0x10000>;
26 ranges = <0 0x320000 0x10000>;
33 - compatible: Should contain "fsl,raideng-v1.0-job-queue" as the value
42 compatible = "fsl,raideng-v1.0-job-queue";
43 reg = <0x1000 0x1000>;
44 ranges = <0x0 0x1000 0x1000>;
51 - compatible: Must contain "fsl,raideng-v1.0-job-ring" as the value
[all …]
/linux/arch/arm64/boot/dts/arm/
H A Djuno-base.dtsi12 reg = <0x0 0x2a810000 0x0 0x10000>;
15 ranges = <0 0x0 0x2a820000 0x20000>;
20 reg = <0x10000 0x10000>;
26 reg = <0x0 0x2b1f0000 0x0 0x1000>;
37 reg = <0x0 0x2b400000 0x0 0x10000>;
49 reg = <0x0 0x2b500000 0x0 0x10000>;
60 reg = <0x0 0x2b600000 0x0 0x10000>;
66 power-domains = <&scpi_devpd 0>;
71 reg = <0x0 0x2c010000 0 0x1000>,
72 <0x0 0x2c02f000 0 0x2000>,
[all …]
/linux/arch/arm/boot/dts/ti/omap/
H A Domap5-l4-abe.dtsi1 &l4_abe { /* 0x40100000 */
3 reg = <0x40100000 0x400>,
4 <0x40100400 0x400>;
10 ranges = <0x00000000 0x40100000 0x100000>, /* segment 0 */
11 <0x49000000 0x49000000 0x100000>;
12 segment@0 { /* 0x40100000 */
18 <0x00000000 0x00000000 0x000400>, /* ap 0 */
19 <0x00000400 0x00000400 0x000400>, /* ap 1 */
20 <0x00022000 0x00022000 0x001000>, /* ap 2 */
21 <0x00023000 0x00023000 0x001000>, /* ap 3 */
[all …]
H A Domap4-l4-abe.dtsi1 &l4_abe { /* 0x40100000 */
3 reg = <0x40100000 0x400>,
4 <0x40100400 0x400>;
10 ranges = <0x00000000 0x40100000 0x100000>, /* segment 0 */
11 <0x49000000 0x49000000 0x100000>;
12 segment@0 { /* 0x40100000 */
18 <0x00000000 0x00000000 0x000400>, /* ap 0 */
19 <0x00000400 0x00000400 0x000400>, /* ap 1 */
20 <0x00022000 0x00022000 0x001000>, /* ap 2 */
21 <0x00023000 0x00023000 0x001000>, /* ap 3 */
[all …]
H A Dam33xx-l4.dtsi1 &l4_wkup { /* 0x44c00000 */
4 clocks = <&l4_wkup_clkctrl AM3_L4_WKUP_L4_WKUP_CLKCTRL 0>;
6 reg = <0x44c00000 0x800>,
7 <0x44c00800 0x800>,
8 <0x44c01000 0x400>,
9 <0x44c01400 0x400>;
13 ranges = <0x00000000 0x44c00000 0x100000>, /* segment 0 */
14 <0x00100000 0x44d00000 0x100000>, /* segment 1 */
15 <0x00200000 0x44e00000 0x100000>; /* segment 2 */
17 segment@0 { /* 0x44c00000 */
[all …]
/linux/arch/arm64/boot/dts/marvell/
H A Darmada-ap810-ap0.dtsi45 ranges = <0x0 0x0 0xe8000000 0x4000000>;
57 reg = <0x3000000 0x10000>, /* GICD */
58 <0x3060000 0x100000>, /* GICR */
59 <0x00c0000 0x2000>, /* GICC */
60 <0x00d0000 0x1000>, /* GICH */
61 <0x00e0000 0x2000>; /* GICV */
67 reg = <0x3040000 0x20000>;
73 reg = <0x400000 0x1000>,
74 <0x410000 0x1000>;
75 msi-parent = <&gic_its_ap0 0xa0>;
[all …]
/linux/arch/arm64/boot/dts/qcom/
H A Dqcs615.dtsi23 #size-cells = <0>;
25 cpu0: cpu@0 {
28 reg = <0x0 0x0>;
48 reg = <0x0 0x100>;
67 reg = <0x0 0x200>;
86 reg = <0x0 0x300>;
105 reg = <0x0 0x400>;
124 reg = <0x0 0x500>;
143 reg = <0x0 0x600>;
163 reg = <0x0 0x700>;
[all …]
/linux/arch/arm/boot/dts/realtek/
H A Drtd1195.dtsi6 /memreserve/ 0x00000000 0x0000a800; /* boot code */
7 /memreserve/ 0x0000a800 0x000f5800;
8 /memreserve/ 0x17fff000 0x00001000;
21 #size-cells = <0>;
23 cpu0: cpu@0 {
26 reg = <0x0>;
33 reg = <0x1>;
44 reg = <0x0000b000 0x1000>;
48 reg = <0x01b00000 0x400000>;
52 reg = <0x01ffe000 0x4000>;
[all …]
/linux/arch/arm/boot/dts/qcom/
H A Dqcom-msm8960.dtsi20 #size-cells = <0>;
23 cpu@0 {
27 reg = <0>;
52 reg = <0x80000000 0>;
59 thermal-sensors = <&tsens 0>;
106 #clock-cells = <0>;
113 #clock-cells = <0>;
120 #clock-cells = <0>;
145 reg = <0x02000000 0x1000>,
146 <0x02002000 0x1000>;
[all …]
/linux/arch/powerpc/include/asm/
H A Dtsi108.h18 #define TSI108_REG_SIZE (0x10000)
21 #define TSI108_HLP_SIZE 0x1000
22 #define TSI108_PCI_SIZE 0x1000
23 #define TSI108_CLK_SIZE 0x1000
24 #define TSI108_PB_SIZE 0x1000
25 #define TSI108_SD_SIZE 0x1000
26 #define TSI108_DMA_SIZE 0x1000
27 #define TSI108_ETH_SIZE 0x1000
28 #define TSI108_I2C_SIZE 0x400
29 #define TSI108_MPIC_SIZE 0x400
[all …]

12345678910>>...50