Searched +full:0 +full:x05e94400 (Results 1 – 7 of 7) sorted by relevance
/linux-6.8/Documentation/devicetree/bindings/display/msm/ |
D | qcom,sm6115-mdss.yaml | 43 "^display-controller@[0-9a-f]+$": 51 "^dsi@[0-9a-f]+$": 65 "^phy@[0-9a-f]+$": 90 reg = <0x05e00000 0x1000>; 101 iommus = <&apps_smmu 0x420 0x2>, 102 <&apps_smmu 0x421 0x0>; 107 reg = <0x05e01000 0x8f000>, 108 <0x05eb0000 0x2008>; 123 interrupts = <0>; 127 #size-cells = <0>; [all …]
|
D | qcom,qcm2290-mdss.yaml | 49 "^display-controller@[0-9a-f]+$": 57 "^dsi@[0-9a-f]+$": 67 "^phy@[0-9a-f]+$": 93 reg = <0x05e00000 0x1000>; 110 iommus = <&apps_smmu 0x420 0x2>, 111 <&apps_smmu 0x421 0x0>; 116 reg = <0x05e01000 0x8f000>, 117 <0x05eb0000 0x2008>; 131 interrupts = <0>; 135 #size-cells = <0>; [all …]
|
D | qcom,sm6125-mdss.yaml | 48 "^display-controller@[0-9a-f]+$": 56 "^dsi@[0-9a-f]+$": 66 "^phy@[0-9a-f]+$": 86 reg = <0x05e00000 0x1000>; 102 iommus = <&apps_smmu 0x400 0x0>; 110 reg = <0x05e01000 0x83208>, 111 <0x05eb0000 0x2008>; 115 interrupts = <0>; 139 #size-cells = <0>; 141 port@0 { [all …]
|
D | qcom,sm6375-mdss.yaml | 48 "^display-controller@[0-9a-f]+$": 56 "^dsi@[0-9a-f]+$": 66 "^phy@[0-9a-f]+$": 86 reg = <0x05e00000 0x1000>; 100 iommus = <&apps_smmu 0x820 0x2>; 107 reg = <0x05e01000 0x8e030>, 108 <0x05eb0000 0x2008>; 133 interrupts = <0>; 137 #size-cells = <0>; 139 port@0 { [all …]
|
/linux-6.8/arch/arm64/boot/dts/qcom/ |
D | sm6125.dtsi | 24 #clock-cells = <0>; 30 #clock-cells = <0>; 38 #size-cells = <0>; 40 CPU0: cpu@0 { 43 reg = <0x0 0x0>; 57 reg = <0x0 0x1>; 66 reg = <0x0 0x2>; 75 reg = <0x0 0x3>; 84 reg = <0x0 0x100>; 98 reg = <0x0 0x101>; [all …]
|
D | qcm2290.dtsi | 30 #clock-cells = <0>; 36 #clock-cells = <0>; 42 #size-cells = <0>; 44 CPU0: cpu@0 { 47 reg = <0x0 0x0>; 48 clocks = <&cpufreq_hw 0>; 53 qcom,freq-domain = <&cpufreq_hw 0>; 66 reg = <0x0 0x1>; 67 clocks = <&cpufreq_hw 0>; 72 qcom,freq-domain = <&cpufreq_hw 0>; [all …]
|
D | sm6115.dtsi | 29 #clock-cells = <0>; 34 #clock-cells = <0>; 40 #size-cells = <0>; 42 CPU0: cpu@0 { 45 reg = <0x0 0x0>; 46 clocks = <&cpufreq_hw 0>; 51 qcom,freq-domain = <&cpufreq_hw 0>; 64 reg = <0x0 0x1>; 65 clocks = <&cpufreq_hw 0>; 70 qcom,freq-domain = <&cpufreq_hw 0>; [all …]
|