Home
last modified time | relevance | path

Searched +full:0 +full:x0000001 (Results 1 – 15 of 15) sorted by relevance

/linux/drivers/gpu/drm/amd/amdkfd/
H A Dkfd_device_queue_manager_vi.c31 * Low bits must be 0000/FFFF as required by HW, high bits must be 0 to
34 #define APE1_FIXED_BITS_MASK 0xFFFF80000000FFFFULL
36 #define APE1_LIMIT_ALIGNMENT 0xFFFF
66 * LDS: X0000000'00000000 - X0000001'00000000 (4GB) in compute_sh_mem_bases_64bit()
67 * Scratch: X0000001'00000000 - X0000002'00000000 (4GB) in compute_sh_mem_bases_64bit()
70 * (where X/Y is the configurable nybble with the low-bit 0) in compute_sh_mem_bases_64bit()
80 WARN_ON((top_address_nybble & 1) || top_address_nybble > 0xE || in compute_sh_mem_bases_64bit()
81 top_address_nybble == 0); in compute_sh_mem_bases_64bit()
101 if (alternate_aperture_size == 0) { in set_cache_memory_policy_vi()
104 qpd->sh_mem_ape1_limit = 0; in set_cache_memory_policy_vi()
[all …]
H A Dkfd_device_queue_manager_cik.c31 * Low bits must be 0000/FFFF as required by HW, high bits must be 0 to
34 #define APE1_FIXED_BITS_MASK 0xFFFF80000000FFFFULL
36 #define APE1_LIMIT_ALIGNMENT 0xFFFF
66 * LDS: X0000000'00000000 - X0000001'00000000 (4GB) in compute_sh_mem_bases_64bit()
67 * Scratch: X0000001'00000000 - X0000002'00000000 (4GB) in compute_sh_mem_bases_64bit()
70 * (where X/Y is the configurable nybble with the low-bit 0) in compute_sh_mem_bases_64bit()
80 WARN_ON((top_address_nybble & 1) || top_address_nybble > 0xE || in compute_sh_mem_bases_64bit()
81 top_address_nybble == 0); in compute_sh_mem_bases_64bit()
100 if (alternate_aperture_size == 0) { in set_cache_memory_policy_cik()
103 qpd->sh_mem_ape1_limit = 0; in set_cache_memory_policy_cik()
[all …]
/linux/arch/x86/events/
H A Dperf_event_flags.h5 PERF_ARCH(PEBS_LDLAT, 0x0000001) /* ld+ldlat data address sampling */
6 PERF_ARCH(PEBS_ST, 0x0000002) /* st data address sampling */
7 PERF_ARCH(PEBS_ST_HSW, 0x0000004) /* haswell style datala, store */
8 PERF_ARCH(PEBS_LD_HSW, 0x0000008) /* haswell style datala, load */
9 PERF_ARCH(PEBS_NA_HSW, 0x0000010) /* haswell style datala, unknown */
10 PERF_ARCH(EXCL, 0x0000020) /* HT exclusivity on counter */
11 PERF_ARCH(DYNAMIC, 0x0000040) /* dynamic alloc'd constraint */
12 PERF_ARCH(PEBS_CNTR, 0x0000080) /* PEBS counters snapshot */
13 PERF_ARCH(EXCL_ACCT, 0x0000100) /* accounted EXCL event */
14 PERF_ARCH(AUTO_RELOAD, 0x0000200) /* use PEBS auto-reload */
[all …]
/linux/arch/x86/events/intel/
H A Dp4.c22 * array indices: 0,1 - HT threads, used with HT enabled cpu
53 P4_GEN_PEBS_BIND(1stl_cache_load_miss_retired, 0x0000001, 0x0000001),
54 P4_GEN_PEBS_BIND(2ndl_cache_load_miss_retired, 0x0000002, 0x0000001),
55 P4_GEN_PEBS_BIND(dtlb_load_miss_retired, 0x0000004, 0x0000001),
56 P4_GEN_PEBS_BIND(dtlb_store_miss_retired, 0x0000004, 0x0000002),
57 P4_GEN_PEBS_BIND(dtlb_all_miss_retired, 0x0000004, 0x0000003),
58 P4_GEN_PEBS_BIND(tagged_mispred_branch, 0x0018000, 0x0000010),
59 P4_GEN_PEBS_BIND(mob_load_replay_retired, 0x0000200, 0x0000001),
60 P4_GEN_PEBS_BIND(split_load_retired, 0x0000400, 0x0000001),
61 P4_GEN_PEBS_BIND(split_store_retired, 0x0000400, 0x0000002),
[all …]
/linux/arch/powerpc/lib/
H A Dfeature-fixups-test.S120 ALT_FTR_SECTION_END(0, 1)
140 2: PPC_LCMPI r3,0
152 ALT_FTR_SECTION_END(0, 1)
190 ALT_FTR_SECTION_END(0, 1)
208 #if 0
210 * reports an error. #if 0'ed so as not to break the build normally.
223 ALT_FTR_SECTION_END(0, 1)
235 END_##TYPE##_SECTION(0, 1) \
243 END_##TYPE##_SECTION(0, 0) \
253 END_##TYPE##_SECTION_NESTED(0, 1, 80) \
[all …]
/linux/drivers/scsi/lpfc/
H A Dlpfc_hw4.h36 * #define example_bit_field_MASK 0x03
47 * bf_set(example_bit_field, &t1, 0);
63 #define get_wqe_reqtag(x) (((x)->wqe.words[9] >> 0) & 0xFFFF)
64 #define get_wqe_tmo(x) (((x)->wqe.words[7] >> 24) & 0x00FF)
79 #define lpfc_sli_intf_valid_MASK 0x00000007
83 #define lpfc_sli_intf_sli_hint2_MASK 0x0000001F
85 #define LPFC_SLI_INTF_SLI_HINT2_NONE 0
87 #define lpfc_sli_intf_sli_hint1_MASK 0x000000FF
89 #define LPFC_SLI_INTF_SLI_HINT1_NONE 0
93 #define lpfc_sli_intf_if_type_MASK 0x0000000F
[all …]
H A Dlpfc_sli4.h37 #define LPFC_SKIP_UNREG_FCF 0
46 #define LPFC_HBA_HDWQ_MIN 0
51 #define LPFC_IRQ_CHANN_MIN 0
56 #define LPFC_FCP_MQ_THRESHOLD_MIN 0
65 #define LPFC_FCOE_FCF_DEF_INDEX 0
66 #define LPFC_FCOE_FCF_GET_FIRST 0xFFFF
67 #define LPFC_FCOE_FCF_NEXT_NONE 0xFFFF
69 #define LPFC_FCOE_NULL_VID 0xFFF
70 #define LPFC_FCOE_IGNORE_VID 0xFFFF
73 #define LPFC_FCOE_FCF_MAC3 0xFF
[all …]
/linux/tools/testing/selftests/futex/functional/
H A Dfutex_numa.c23 #define N_LOCK 0x0000001
24 #define N_WAITERS 0x0001000
45 if (old.val == 0) { in futex_numa_32_lock()
78 futex2_wait(lock, new.val, fflags, NULL, 0); in futex_numa_32_lock()
85 assert((s32)val >= 0); in futex_numa_32_unlock()
90 __atomic_compare_exchange_n(&lock->val, &val, 0U, in futex_numa_32_unlock()
150 futex2_wait(&args->lock->val, ~0U, fflags, NULL, 0); in contendfn()
157 static volatile int done = 0;
158 static struct futex_numa_32 lock = { .val = 0, };
164 int c, t, threads = 2, contenders = 0; in main()
[all …]
/linux/drivers/net/usb/
H A Dlan78xx.h9 #define USB_VENDOR_REQUEST_WRITE_REGISTER 0xA0
10 #define USB_VENDOR_REQUEST_READ_REGISTER 0xA1
11 #define USB_VENDOR_REQUEST_GET_STATS 0xA2
32 #define TX_CMD_A_IGE_ (0x20000000)
33 #define TX_CMD_A_ICE_ (0x10000000)
34 #define TX_CMD_A_LSO_ (0x08000000)
35 #define TX_CMD_A_IPE_ (0x04000000)
36 #define TX_CMD_A_TPE_ (0x02000000)
37 #define TX_CMD_A_IVTG_ (0x01000000)
38 #define TX_CMD_A_RVTG_ (0x00800000)
[all …]
H A Dkaweth.c57 #define KAWETH_STATUS_BROKEN 0x0000001
58 #define KAWETH_STATUS_CLOSING 0x0000002
59 #define KAWETH_STATUS_SUSPENDING 0x0000004
63 #define KAWETH_PACKET_FILTER_PROMISCUOUS 0x01
64 #define KAWETH_PACKET_FILTER_ALL_MULTICAST 0x02
65 #define KAWETH_PACKET_FILTER_DIRECTED 0x04
66 #define KAWETH_PACKET_FILTER_BROADCAST 0x08
67 #define KAWETH_PACKET_FILTER_MULTICAST 0x10
70 #define KAWETH_COMMAND_GET_ETHERNET_DESC 0x00
71 #define KAWETH_COMMAND_MULTICAST_FILTERS 0x01
[all …]
/linux/drivers/gpu/drm/nouveau/nvkm/engine/gr/
H A Dnv50.c35 return nvkm_rd32(gr->engine.subdev.device, 0x1540); in nv50_gr_units()
48 if (ret == 0) { in nv50_gr_object_bind()
50 nvkm_wo32(*pgpuobj, 0x00, object->oclass); in nv50_gr_object_bind()
51 nvkm_wo32(*pgpuobj, 0x04, 0x00000000); in nv50_gr_object_bind()
52 nvkm_wo32(*pgpuobj, 0x08, 0x00000000); in nv50_gr_object_bind()
53 nvkm_wo32(*pgpuobj, 0x0c, 0x00000000); in nv50_gr_object_bind()
75 if (ret == 0) { in nv50_gr_chan_bind()
100 return 0; in nv50_gr_chan_new()
108 { 0x01, "STACK_UNDERFLOW" },
109 { 0x02, "STACK_MISMATCH" },
[all …]
/linux/include/linux/greybus/
H A Dgreybus_protocols.h15 #define GB_SVC_DEVICE_ID_SVC 0
20 #define GB_SVC_CPORT_ID 0
21 #define GB_CONTROL_BUNDLE_ID 0
22 #define GB_CONTROL_CPORT_ID 0
32 * (0x80) of the operation type field is used to indicate whether
56 #define GB_REQUEST_TYPE_CPORT_SHUTDOWN 0x00
57 #define GB_REQUEST_TYPE_INVALID 0x7f
67 #define GB_CONTROL_TYPE_VERSION 0x01
68 #define GB_CONTROL_TYPE_PROBE_AP 0x02
69 #define GB_CONTROL_TYPE_GET_MANIFEST_SIZE 0x03
[all …]
/linux/sound/soc/codecs/
H A Dtas2781-fmwlib.c26 #define ERROR_PRAM_CRCCHK 0x0000000
27 #define ERROR_YRAM_CRCCHK 0x0000001
28 #define PPC_DRIVER_CRCCHK 0x00000200
30 #define TAS2781_SA_COEFF_SWAP_REG TASDEVICE_REG(0, 0x35, 0x2c)
45 #define TAS2781_YRAM_BOOK2 0
53 #define TASDEVICE_CMD_SING_W 0x1
54 #define TASDEVICE_CMD_BURST 0x2
55 #define TASDEVICE_CMD_DELAY 0x3
56 #define TASDEVICE_CMD_FIELD_W 0x4
61 #define MAIN_ALL_DEVICES_1X 0x01
[all …]
/linux/drivers/net/ethernet/engleder/
H A Dtsnep_main.c44 #define DMA_ADDR_HIGH(dma_addr) ((u32)(((dma_addr) >> 32) & 0xFFFFFFFF))
46 #define DMA_ADDR_HIGH(dma_addr) ((u32)(0))
48 #define DMA_ADDR_LOW(dma_addr) ((u32)((dma_addr) & 0xFFFFFFFF))
55 #define TSNEP_TX_TYPE_MAP BIT(0)
73 #define TSNEP_XDP_TX BIT(0)
93 if (active != 0) in tsnep_irq()
97 if ((active & ECM_INT_LINK) != 0) in tsnep_irq()
100 /* handle TX/RX queue 0 interrupt */ in tsnep_irq()
101 if ((active & adapter->queue[0].irq_mask) != 0) { in tsnep_irq()
102 if (napi_schedule_prep(&adapter->queue[0].napi)) { in tsnep_irq()
[all …]
/linux/drivers/net/ethernet/nvidia/
H A Dforcedeth.c66 #define DEV_NEED_TIMERIRQ 0x0000001 /* set the timer irq flag in the irq mask */
67 #define DEV_NEED_LINKTIMER 0x0000002 /* poll link settings. Relies on the timer irq */
68 #define DEV_HAS_LARGEDESC 0x0000004 /* device supports jumbo frames and needs packet form…
69 #define DEV_HAS_HIGH_DMA 0x0000008 /* device supports 64bit dma */
70 #define DEV_HAS_CHECKSUM 0x0000010 /* device supports tx and rx checksum offloads */
71 #define DEV_HAS_VLAN 0x0000020 /* device supports vlan tagging and striping */
72 #define DEV_HAS_MSI 0x0000040 /* device supports MSI */
73 #define DEV_HAS_MSI_X 0x0000080 /* device supports MSI-X */
74 #define DEV_HAS_POWER_CNTRL 0x0000100 /* device supports power savings */
75 #define DEV_HAS_STATISTICS_V1 0x0000200 /* device supports hw statistics version 1 */
[all …]