Home
last modified time | relevance | path

Searched +full:- +full:38000 (Results 1 – 25 of 40) sorted by relevance

12

/linux/drivers/phy/
H A Dphy-core-mipi-dphy.c1 /* SPDX-License-Identifier: GPL-2.0 */
13 #include <linux/phy/phy-mipi-dphy.h>
16 * Minimum D-PHY timings based on MIPI D-PHY specification. Derived
18 * of the D-PHY specification (v1.2).
29 return -EINVAL; in phy_mipi_dphy_calc_config()
39 cfg->clk_miss = 0; in phy_mipi_dphy_calc_config()
40 cfg->clk_post = 60000 + 52 * ui; in phy_mipi_dphy_calc_config()
41 cfg->clk_pre = 8; in phy_mipi_dphy_calc_config()
42 cfg->clk_prepare = 38000; in phy_mipi_dphy_calc_config()
43 cfg->clk_settle = 95000; in phy_mipi_dphy_calc_config()
[all …]
/linux/arch/arm64/boot/dts/apple/
H A Ds8003.dtsi1 // SPDX-License-Identifier: GPL-2.0+ OR MIT
10 #include "s800-0-3.dtsi"
13 twister_opp: opp-table {
14 compatible = "operating-points-v2";
17 opp-hz = /bits/ 64 <300000000>;
18 opp-level = <1>;
19 clock-latency-ns = <500>;
22 opp-hz = /bits/ 64 <396000000>;
23 opp-level = <2>;
24 clock-latency-ns = <45000>;
[all …]
/linux/drivers/thermal/ti-soc-thermal/
H A Domap3-thermal-data.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright (C) 2011-2012 Texas Instruments Inc.
21 #include "ti-thermal.h"
22 #include "ti-bandgap.h"
50 -40000, -40000, -40000, -40000, -40000, -39000, -38000, -36000,
51 -34000, -32000, -31000, -29000, -28000, -26000, -25000, -24000,
52 -22000, -21000, -19000, -18000, -17000, -15000, -14000, -12000,
53 -11000, -9000, -8000, -7000, -5000, -4000, -2000, -1000, 0000,
56 28000, 30000, 31000, 32000, 34000, 35000, 37000, 38000, 39000,
118 -40000, -40000, -40000, -40000, -40000, -40000, -40000, -40000,
[all …]
H A Domap4-thermal-data.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright (C) 2011-2012 Texas Instruments Inc.
10 #include "ti-thermal.h"
11 #include "ti-bandgap.h"
12 #include "omap4xxx-bandgap.h"
44 omap4430_adc_to_temp[OMAP4430_ADC_END_VALUE - OMAP4430_ADC_START_VALUE + 1] = {
45 -40000, -38000, -35000, -34000, -32000, -30000, -28000, -26000, -24000,
46 -22000, -20000, -18500, -17000, -15000, -13500, -12000, -10000, -8000,
47 -6500, -5000, -3500, -1500, 0, 2000, 3500, 5000, 6500, 8500, 10000,
135 omap4460_adc_to_temp[OMAP4460_ADC_END_VALUE - OMAP4460_ADC_START_VALUE + 1] = {
[all …]
/linux/arch/arm/boot/dts/ti/omap/
H A Dam57-pruss.dtsi1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (C) 2020-2021 Texas Instruments Incorporated - https://www.ti.com/
9 pruss1_tm: target-module@4b226000 {
10 compatible = "ti,sysc-pruss", "ti,sysc";
13 reg-names = "rev", "sysc";
14 ti,sysc-mask = <(SYSC_PRUSS_STANDBY_INIT |
16 ti,sysc-midle = <SYSC_IDLE_FORCE>,
19 ti,sysc-sidle = <SYSC_IDLE_FORCE>,
24 clock-names = "fck";
25 #address-cells = <1>;
[all …]
/linux/include/linux/phy/
H A Dphy-mipi-dphy.h1 /* SPDX-License-Identifier: GPL-2.0 */
10 * struct phy_configure_opts_mipi_dphy - MIPI D-PHY configuration set
13 * MIPI D-PHY phy.
20 * Clock transitions and disable the Clock Lane HS-RX.
53 * Lane LP-00 Line state immediately before the HS-0 Line
56 * Minimum value: 38000 ps
79 * Maximum value: 38000 ps
86 * Time, in picoseconds, that the transmitter drives the HS-0
97 * Time, in picoseconds, that the transmitter drives the HS-0
116 * of @hs_trail or @clk_trail, to the start of the LP- 11
[all …]
/linux/Documentation/devicetree/bindings/remoteproc/
H A Dti,pru-rproc.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/remoteproc/ti,pru-rproc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Suman Anna <s-anna@ti.com>
13 Each Programmable Real-Time Unit and Industrial Communication Subsystem
14 (PRU-ICSS or PRUSS) has two 32-bit load/store RISC CPU cores called
15 Programmable Real-Time Units (PRUs), each represented by a node. Each PRU
17 use the Data RAMs present within the PRU-ICSS for code execution.
27 corresponding PRU-ICSS node. Each node can optionally be rendered inactive by
[all …]
/linux/arch/powerpc/boot/dts/fsl/
H A Db4860si-post.dtsi4 * Copyright 2012 - 2015 Freescale Semiconductor Inc.
35 /include/ "b4si-post.dtsi"
39 compatible = "fsl,b4860-pcie", "fsl,qoriq-pcie-v2.4";
45 #address-cells = <2>;
46 #size-cells = <2>;
47 fsl,iommu-parent = <&pamu0>;
51 #address-cells = <2>;
52 #size-cells = <2>;
53 cell-index = <1>;
57 #address-cells = <2>;
[all …]
H A Dt2081si-post.dtsi4 * Copyright 2013 - 2014 Freescale Semiconductor Inc.
36 compatible = "fsl,bman-fbpr";
37 alloc-ranges = <0 0 0x10000 0>;
41 compatible = "fsl,qman-fqd";
42 alloc-ranges = <0 0 0x10000 0>;
46 compatible = "fsl,qman-pfdr";
47 alloc-ranges = <0 0 0x10000 0>;
51 #address-cells = <2>;
52 #size-cells = <1>;
59 compatible = "fsl,t2080-pcie", "fsl,qoriq-pcie-v3.0", "fsl,qoriq-pcie";
[all …]
/linux/drivers/media/rc/
H A Dpwm-ir-tx.c1 // SPDX-License-Identifier: GPL-2.0-or-later
15 #include <media/rc-core.h>
17 #define DRIVER_NAME "pwm-ir-tx"
33 { .compatible = "pwm-ir-tx", },
34 { .compatible = "nokia,n900-ir" },
41 struct pwm_ir *pwm_ir = dev->priv; in pwm_ir_set_duty_cycle()
43 pwm_ir->duty_cycle = duty_cycle; in pwm_ir_set_duty_cycle()
50 struct pwm_ir *pwm_ir = dev->priv; in pwm_ir_set_carrier()
53 return -EINVAL; in pwm_ir_set_carrier()
55 pwm_ir->carrier = carrier; in pwm_ir_set_carrier()
[all …]
H A Dir-spi.c1 // SPDX-License-Identifier: GPL-2.0
19 #include <media/rc-core.h>
21 #define IR_SPI_DRIVER_NAME "ir-spi"
23 #define IR_SPI_DEFAULT_FREQUENCY 38000
43 struct ir_spi_data *idata = dev->priv; in ir_spi_tx()
49 buffer[i] = DIV_ROUND_CLOSEST_ULL((u64)buffer[i] * idata->freq, in ir_spi_tx()
56 return -ENOMEM; in ir_spi_tx()
68 val = (i % 2) ? idata->space : idata->pulse; in ir_spi_tx()
75 xfer.speed_hz = idata->freq * IR_SPI_BITS_PER_PULSE; in ir_spi_tx()
79 ret = regulator_enable(idata->regulator); in ir_spi_tx()
[all …]
H A Dgpio-ir-tx.c1 // SPDX-License-Identifier: GPL-2.0-or-later
13 #include <media/rc-core.h>
15 #define DRIVER_NAME "gpio-ir-tx"
25 { .compatible = "gpio-ir-tx", },
32 struct gpio_ir *gpio_ir = dev->priv; in gpio_ir_tx_set_duty_cycle()
34 gpio_ir->duty_cycle = duty_cycle; in gpio_ir_tx_set_duty_cycle()
41 struct gpio_ir *gpio_ir = dev->priv; in gpio_ir_tx_set_carrier()
44 return -EINVAL; in gpio_ir_tx_set_carrier()
46 gpio_ir->carrier = carrier; in gpio_ir_tx_set_carrier()
84 gpiod_set_value(gpio_ir->gpio, !(i % 2)); in gpio_ir_tx_unmodulated()
[all …]
H A Dir-jvc-decoder.c1 // SPDX-License-Identifier: GPL-2.0-only
2 /* ir-jvc-decoder.c - handle JVC IR Pulse/Space protocol
9 #include "rc-core-priv.h"
13 #define JVC_HEADER_PULSE (16 * JVC_UNIT) /* lack of header -> repeat */
32 * ir_jvc_decode() - Decode one JVC pulse or space
36 * This function returns -EINVAL if the pulse violates the state machine
40 struct jvc_dec *data = &dev->raw->jvc; in ir_jvc_decode()
44 data->state = STATE_INACTIVE; in ir_jvc_decode()
51 dev_dbg(&dev->dev, "JVC decode started at state %d (%uus %s)\n", in ir_jvc_decode()
52 data->state, ev.duration, TO_STR(ev.pulse)); in ir_jvc_decode()
[all …]
H A Dir-sharp-decoder.c1 // SPDX-License-Identifier: GPL-2.0-only
2 /* ir-sharp-decoder.c - handle Sharp IR Pulse/Space protocol
4 * Copyright (C) 2013-2014 Imagination Technologies Ltd.
12 #include "rc-core-priv.h"
34 * ir_sharp_decode() - Decode one Sharp pulse or space
38 * This function returns -EINVAL if the pulse violates the state machine
42 struct sharp_dec *data = &dev->raw->sharp; in ir_sharp_decode()
47 data->state = STATE_INACTIVE; in ir_sharp_decode()
51 dev_dbg(&dev->dev, "Sharp decode started at state %d (%uus %s)\n", in ir_sharp_decode()
52 data->state, ev.duration, TO_STR(ev.pulse)); in ir_sharp_decode()
[all …]
H A Dir-sanyo-decoder.c1 // SPDX-License-Identifier: GPL-2.0
2 // ir-sanyo-decoder.c - handle SANYO IR Pulse/Space protocol
17 #include "rc-core-priv.h"
40 * ir_sanyo_decode() - Decode one SANYO pulse or space
44 * This function returns -EINVAL if the pulse violates the state machine
48 struct sanyo_dec *data = &dev->raw->sanyo; in ir_sanyo_decode()
55 dev_dbg(&dev->dev, "SANYO event overflow received. reset to state 0\n"); in ir_sanyo_decode()
56 data->state = STATE_INACTIVE; in ir_sanyo_decode()
61 dev_dbg(&dev->dev, "SANYO decode started at state %d (%uus %s)\n", in ir_sanyo_decode()
62 data->state, ev.duration, TO_STR(ev.pulse)); in ir_sanyo_decode()
[all …]
H A Dir-nec-decoder.c1 // SPDX-License-Identifier: GPL-2.0
2 // ir-nec-decoder.c - handle NEC IR Pulse/Space protocol
8 #include "rc-core-priv.h"
33 * ir_nec_decode() - Decode one NEC pulse or space
37 * This function returns -EINVAL if the pulse violates the state machine
41 struct nec_dec *data = &dev->raw->nec; in ir_nec_decode()
48 data->state = STATE_INACTIVE; in ir_nec_decode()
52 dev_dbg(&dev->dev, "NEC decode started at state %d (%uus %s)\n", in ir_nec_decode()
53 data->state, ev.duration, TO_STR(ev.pulse)); in ir_nec_decode()
55 switch (data->state) { in ir_nec_decode()
[all …]
H A Dir-imon-decoder.c1 // SPDX-License-Identifier: GPL-2.0+
2 // ir-imon-decoder.c - handle iMon protocol
9 #include "rc-core-priv.h"
40 struct imon_dec *imon = &dev->raw->imon; in ir_imon_decode_scancode()
43 if (imon->bits == 0x299115b7) in ir_imon_decode_scancode()
44 imon->stick_keyboard = !imon->stick_keyboard; in ir_imon_decode_scancode()
46 if ((imon->bits & 0xfc0000ff) == 0x680000b7) { in ir_imon_decode_scancode()
50 buf = imon->bits >> 16; in ir_imon_decode_scancode()
53 if (imon->bits & 0x02000000) in ir_imon_decode_scancode()
55 buf = imon->bits >> 8; in ir_imon_decode_scancode()
[all …]
H A Dmeson-ir-tx.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * meson-ir-tx.c - Amlogic Meson IR TX driver
20 #include <media/rc-core.h>
23 #define DRIVER_NAME "meson-ir-tx"
25 #define MIRTX_DEFAULT_CARRIER 38000
39 #define IRB_DELAY_MASK (IRB_MAX_DELAY - 1)
51 #define IRB_MOD_COUNT(lo, hi) ((((lo) - 1) << 16) | ((hi) - 1))
81 unsigned int cnt = DIV_ROUND_CLOSEST(ir->clk_rate, ir->carrier); in meson_irtx_set_mod()
82 unsigned int pulse_cnt = DIV_ROUND_CLOSEST(cnt * ir->duty_cycle, 100); in meson_irtx_set_mod()
83 unsigned int space_cnt = cnt - pulse_cnt; in meson_irtx_set_mod()
[all …]
H A Diguanair.c1 // SPDX-License-Identifier: GPL-2.0-or-later
15 #include <media/rc-core.h>
81 if (len >= 4 && ir->buf_in[0] == 0 && ir->buf_in[1] == 0) { in process_ir_data()
82 switch (ir->buf_in[3]) { in process_ir_data()
85 ir->version = (ir->buf_in[5] << 8) | in process_ir_data()
86 ir->buf_in[4]; in process_ir_data()
87 complete(&ir->completion); in process_ir_data()
92 ir->bufsize = ir->buf_in[4]; in process_ir_data()
93 complete(&ir->completion); in process_ir_data()
98 ir->cycle_overhead = ir->buf_in[5]; in process_ir_data()
[all …]
H A Dite-cir.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
9 #define ITE_DRIVER_NAME "ite-cir"
34 /* hw-specific operation function pointers; most of these must be
98 /* duty cycle, 0-100 */
114 /* low-speed carrier frequency limits (Hz) */
118 /* high-speed carrier frequency limits (Hz) */
123 #define ITE_DEFAULT_CARRIER_FREQ 38000
130 * n in RDCR produces a tolerance of +/- n * 6.25% around the center
135 * frequency A = (H - L) / (H + L). We can use this in order to honor the
136 * s_rx_carrier_range() call in ir-core. We'll suppose that any request
[all …]
/linux/Documentation/devicetree/bindings/soc/ti/
H A Dti,pruss.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
8 TI Programmable Real-Time Unit and Industrial Communication Subsystem
11 - Suman Anna <s-anna@ti.com>
15 The Programmable Real-Time Unit and Industrial Communication Subsystem
16 (PRU-ICSS a.k.a. PRUSS) is present on various TI SoCs such as AM335x, AM437x,
17 Keystone 66AK2G, OMAP-L138/DA850 etc. A PRUSS consists of dual 32-bit RISC
18 cores (Programmable Real-Time Units, or PRUs), shared RAM, data and
23 peripheral interfaces, fast real-time responses, or specialized data handling.
[all …]
/linux/arch/arm/boot/dts/broadcom/
H A Dbcm-hr2.dtsi33 #include <dt-bindings/interrupt-controller/arm-gic.h>
34 #include <dt-bindings/interrupt-controller/irq.h>
39 interrupt-parent = <&gic>;
40 #address-cells = <1>;
41 #size-cells = <1>;
44 #address-cells = <1>;
45 #size-cells = <0>;
49 compatible = "arm,cortex-a9";
50 next-level-cache = <&L2>;
56 compatible = "arm,cortex-a9-pmu";
[all …]
/linux/drivers/media/test-drivers/vidtv/
H A Dvidtv_tuner.c1 // SPDX-License-Identifier: GPL-2.0
8 * DVB-T/T2/S/S2, ISDB-T and ATSC when completed.
35 { QAM_256, FEC_NONE, 34000, 38000},
82 * struct vidtv_tuner_hardware_state - Simulate the tuner hardware status
104 * struct vidtv_tuner_dev - The tuner struct
121 return i2c_get_clientdata(fe->tuner_priv); in vidtv_tuner_get_dev()
127 struct dtv_frontend_properties *c = &fe->dtv_property_cache; in vidtv_tuner_check_frequency_shift()
128 struct vidtv_tuner_config config = tuner_dev->config; in vidtv_tuner_check_frequency_shift()
134 switch (c->delivery_system) { in vidtv_tuner_check_frequency_shift()
151 dev_warn(fe->dvb->device, in vidtv_tuner_check_frequency_shift()
[all …]
H A Dvidtv_demod.c1 // SPDX-License-Identifier: GPL-2.0-or-later
31 { QAM_256, FEC_NONE, 34000, 38000},
80 struct device *dev = fe->dvb->device; in vidtv_match_cnr_s()
85 c = &fe->dtv_property_cache; in vidtv_match_cnr_s()
87 switch (c->delivery_system) { in vidtv_match_cnr_s()
113 c->delivery_system); in vidtv_match_cnr_s()
118 if (cnr2qual[i].modulation == c->modulation && in vidtv_match_cnr_s()
119 cnr2qual[i].fec == c->fec_inner) in vidtv_match_cnr_s()
127 struct dtv_frontend_properties *c = &fe->dtv_property_cache; in vidtv_clean_stats()
132 c->strength.len = 1; in vidtv_clean_stats()
[all …]
/linux/drivers/power/supply/
H A Dug3105_battery.c1 // SPDX-License-Identifier: GPL-2.0+
5 * Note the uG3105 is not a full-featured autonomous fuel-gauge. Instead it is
7 * its coulomb-counter before it can wrap (must be read every 400 seconds!).
9 * Since Linux does not monitor coulomb-counter changes while the device
25 * readings, esp. in the 30-70% range and allow userspace to estimate time
28 * capacity during run-time ?
32 * in a total_coulomb_count increase of 3277 units with a 5 milli-ohm sense R.
37 #include <linux/devm-helpers.h>
67 #define UG3105_FULL_BAT_HYST_UV 38000
76 int ocv[UG3105_MOV_AVG_WINDOW]; /* micro-volt */
[all …]

12