| /linux-5.10/drivers/gpu/drm/msm/ |
| D | msm_gpu.c | 27 struct msm_gpu *gpu = dev_to_gpu(dev); in msm_devfreq_target() local
50 struct msm_gpu *gpu = dev_to_gpu(dev); in msm_devfreq_get_dev_status() local
69 struct msm_gpu *gpu = dev_to_gpu(dev); in msm_devfreq_get_cur_freq() local
86 static void msm_devfreq_init(struct msm_gpu *gpu) in msm_devfreq_init()
115 static int enable_pwrrail(struct msm_gpu *gpu) in enable_pwrrail()
139 static int disable_pwrrail(struct msm_gpu *gpu) in disable_pwrrail()
148 static int enable_clk(struct msm_gpu *gpu) in enable_clk()
160 static int disable_clk(struct msm_gpu *gpu) in disable_clk()
178 static int enable_axi(struct msm_gpu *gpu) in enable_axi()
185 static int disable_axi(struct msm_gpu *gpu) in disable_axi()
[all …]
|
| D | msm_debugfs.c | 29 struct msm_gpu *gpu = priv->gpu; in msm_gpu_show() local
49 struct msm_gpu *gpu = priv->gpu; in msm_gpu_release() local
64 struct msm_gpu *gpu = priv->gpu; in msm_gpu_open() local
114 struct msm_gpu *gpu = priv->gpu; in msm_gem_show() local
|
| D | msm_gpu.h | 166 static inline bool msm_gpu_active(struct msm_gpu *gpu) in msm_gpu_active()
237 static inline void gpu_write(struct msm_gpu *gpu, u32 reg, u32 data) in gpu_write()
242 static inline u32 gpu_read(struct msm_gpu *gpu, u32 reg) in gpu_read()
247 static inline void gpu_rmw(struct msm_gpu *gpu, u32 reg, u32 mask, u32 or) in gpu_rmw()
255 static inline u64 gpu_read64(struct msm_gpu *gpu, u32 lo, u32 hi) in gpu_read64()
279 static inline void gpu_write64(struct msm_gpu *gpu, u32 lo, u32 hi, u64 val) in gpu_write64()
319 static inline struct msm_gpu_state *msm_gpu_crashstate_get(struct msm_gpu *gpu) in msm_gpu_crashstate_get()
335 static inline void msm_gpu_crashstate_put(struct msm_gpu *gpu) in msm_gpu_crashstate_put()
351 #define check_apriv(gpu, flags) \ argument
|
| D | msm_gpummu.c | 13 struct msm_gpu *gpu; member
88 struct msm_mmu *msm_gpummu_new(struct device *dev, struct msm_gpu *gpu) in msm_gpummu_new()
|
| /linux-5.10/drivers/gpu/drm/etnaviv/ |
| D | etnaviv_gpu.c | 43 int etnaviv_gpu_get_param(struct etnaviv_gpu *gpu, u32 param, u64 *value) in etnaviv_gpu_get_param()
168 #define etnaviv_is_model_rev(gpu, mod, rev) \ argument
174 static void etnaviv_hw_specs(struct etnaviv_gpu *gpu) in etnaviv_hw_specs()
324 static void etnaviv_hw_identify(struct etnaviv_gpu *gpu) in etnaviv_hw_identify()
458 static void etnaviv_gpu_load_clock(struct etnaviv_gpu *gpu, u32 clock) in etnaviv_gpu_load_clock()
465 static void etnaviv_gpu_update_clock(struct etnaviv_gpu *gpu) in etnaviv_gpu_update_clock()
483 static int etnaviv_hw_reset(struct etnaviv_gpu *gpu) in etnaviv_hw_reset()
567 static void etnaviv_gpu_enable_mlcg(struct etnaviv_gpu *gpu) in etnaviv_gpu_enable_mlcg()
614 void etnaviv_gpu_start_fe(struct etnaviv_gpu *gpu, u32 address, u16 prefetch) in etnaviv_gpu_start_fe()
628 static void etnaviv_gpu_start_fe_idleloop(struct etnaviv_gpu *gpu) in etnaviv_gpu_start_fe_idleloop()
[all …]
|
| D | etnaviv_perfmon.c | 40 static u32 perf_reg_read(struct etnaviv_gpu *gpu, in perf_reg_read()
49 static u32 pipe_reg_read(struct etnaviv_gpu *gpu, in pipe_reg_read()
73 static u32 hi_total_cycle_read(struct etnaviv_gpu *gpu, in hi_total_cycle_read()
87 static u32 hi_total_idle_cycle_read(struct etnaviv_gpu *gpu, in hi_total_idle_cycle_read()
430 static unsigned int num_pm_domains(const struct etnaviv_gpu *gpu) in num_pm_domains()
444 static const struct etnaviv_pm_domain *pm_domain(const struct etnaviv_gpu *gpu, in pm_domain()
467 int etnaviv_pm_query_dom(struct etnaviv_gpu *gpu, in etnaviv_pm_query_dom()
491 int etnaviv_pm_query_sig(struct etnaviv_gpu *gpu, in etnaviv_pm_query_sig()
537 void etnaviv_perfmon_process(struct etnaviv_gpu *gpu, in etnaviv_perfmon_process()
|
| D | etnaviv_buffer.c | 89 static void etnaviv_cmd_select_pipe(struct etnaviv_gpu *gpu, in etnaviv_cmd_select_pipe()
115 static void etnaviv_buffer_dump(struct etnaviv_gpu *gpu, in etnaviv_buffer_dump()
151 static u32 etnaviv_buffer_reserve(struct etnaviv_gpu *gpu, in etnaviv_buffer_reserve()
162 u16 etnaviv_buffer_init(struct etnaviv_gpu *gpu) in etnaviv_buffer_init()
179 u16 etnaviv_buffer_config_mmuv2(struct etnaviv_gpu *gpu, u32 mtlb_addr, u32 safe_addr) in etnaviv_buffer_config_mmuv2()
214 u16 etnaviv_buffer_config_pta(struct etnaviv_gpu *gpu, unsigned short id) in etnaviv_buffer_config_pta()
232 void etnaviv_buffer_end(struct etnaviv_gpu *gpu) in etnaviv_buffer_end()
300 void etnaviv_sync_point_queue(struct etnaviv_gpu *gpu, unsigned int event) in etnaviv_sync_point_queue()
339 void etnaviv_buffer_queue(struct etnaviv_gpu *gpu, u32 exec_state, in etnaviv_buffer_queue()
|
| D | etnaviv_drv.c | 67 struct etnaviv_gpu *gpu = priv->gpu[i]; in etnaviv_open() local
94 struct etnaviv_gpu *gpu = priv->gpu[i]; in etnaviv_postclose() local
130 static int etnaviv_mmu_show(struct etnaviv_gpu *gpu, struct seq_file *m) in etnaviv_mmu_show()
160 static void etnaviv_buffer_dump(struct etnaviv_gpu *gpu, struct seq_file *m) in etnaviv_buffer_dump()
181 static int etnaviv_ring_show(struct etnaviv_gpu *gpu, struct seq_file *m) in etnaviv_ring_show()
207 struct etnaviv_gpu *gpu; in show_each_gpu() local
251 struct etnaviv_gpu *gpu; in etnaviv_ioctl_get_param() local
344 struct etnaviv_gpu *gpu; in etnaviv_ioctl_wait_fence() local
394 struct etnaviv_gpu *gpu; in etnaviv_ioctl_gem_wait() local
426 struct etnaviv_gpu *gpu; in etnaviv_ioctl_pm_query_dom() local
[all …]
|
| D | etnaviv_sched.c | 88 struct etnaviv_gpu *gpu = submit->gpu; in etnaviv_sched_timedout_job() local
182 int etnaviv_sched_init(struct etnaviv_gpu *gpu) in etnaviv_sched_init()
195 void etnaviv_sched_fini(struct etnaviv_gpu *gpu) in etnaviv_sched_fini()
|
| D | etnaviv_iommu_v2.c | 165 static void etnaviv_iommuv2_restore_nonsec(struct etnaviv_gpu *gpu, in etnaviv_iommuv2_restore_nonsec()
185 static void etnaviv_iommuv2_restore_sec(struct etnaviv_gpu *gpu, in etnaviv_iommuv2_restore_sec()
236 static void etnaviv_iommuv2_restore(struct etnaviv_gpu *gpu, in etnaviv_iommuv2_restore()
|
| D | etnaviv_dump.c | 82 struct etnaviv_gpu *gpu) in etnaviv_core_dump_registers()
115 struct etnaviv_gpu *gpu = submit->gpu; in etnaviv_core_dump() local
|
| /linux-5.10/drivers/gpu/drm/msm/adreno/ |
| D | a5xx_gpu.c | 21 void a5xx_flush(struct msm_gpu *gpu, struct msm_ringbuffer *ring, in a5xx_flush()
57 static void a5xx_submit_in_rb(struct msm_gpu *gpu, struct msm_gem_submit *submit) in a5xx_submit_in_rb()
116 static void a5xx_submit(struct msm_gpu *gpu, struct msm_gem_submit *submit) in a5xx_submit()
323 void a5xx_set_hwcg(struct msm_gpu *gpu, bool state) in a5xx_set_hwcg()
341 static int a5xx_me_init(struct msm_gpu *gpu) in a5xx_me_init()
382 static int a5xx_preempt_start(struct msm_gpu *gpu) in a5xx_preempt_start()
445 static int a5xx_ucode_init(struct msm_gpu *gpu) in a5xx_ucode_init()
494 static int a5xx_zap_shader_resume(struct msm_gpu *gpu) in a5xx_zap_shader_resume()
506 static int a5xx_zap_shader_init(struct msm_gpu *gpu) in a5xx_zap_shader_init()
537 static int a5xx_hw_init(struct msm_gpu *gpu) in a5xx_hw_init()
[all …]
|
| D | a4xx_gpu.c | 25 static void a4xx_submit(struct msm_gpu *gpu, struct msm_gem_submit *submit) in a4xx_submit()
77 static void a4xx_enable_hwcg(struct msm_gpu *gpu) in a4xx_enable_hwcg()
157 static bool a4xx_me_init(struct msm_gpu *gpu) in a4xx_me_init()
184 static int a4xx_hw_init(struct msm_gpu *gpu) in a4xx_hw_init()
351 static void a4xx_recover(struct msm_gpu *gpu) in a4xx_recover()
372 static void a4xx_destroy(struct msm_gpu *gpu) in a4xx_destroy()
386 static bool a4xx_idle(struct msm_gpu *gpu) in a4xx_idle()
403 static irqreturn_t a4xx_irq(struct msm_gpu *gpu) in a4xx_irq()
552 static struct msm_gpu_state *a4xx_gpu_state_get(struct msm_gpu *gpu) in a4xx_gpu_state_get()
566 static void a4xx_dump(struct msm_gpu *gpu) in a4xx_dump()
[all …]
|
| D | a6xx_gpu.c | 15 static inline bool _a6xx_check_idle(struct msm_gpu *gpu) in _a6xx_check_idle()
33 bool a6xx_idle(struct msm_gpu *gpu, struct msm_ringbuffer *ring) in a6xx_idle()
52 static void a6xx_flush(struct msm_gpu *gpu, struct msm_ringbuffer *ring) in a6xx_flush()
138 static void a6xx_submit(struct msm_gpu *gpu, struct msm_gem_submit *submit) in a6xx_submit()
427 static void a6xx_set_hwcg(struct msm_gpu *gpu, bool state) in a6xx_set_hwcg()
462 static void a6xx_set_ubwc_config(struct msm_gpu *gpu) in a6xx_set_ubwc_config()
493 static int a6xx_cp_init(struct msm_gpu *gpu) in a6xx_cp_init()
546 static int a6xx_ucode_init(struct msm_gpu *gpu) in a6xx_ucode_init()
575 static int a6xx_zap_shader_init(struct msm_gpu *gpu) in a6xx_zap_shader_init()
601 static int a6xx_hw_init(struct msm_gpu *gpu) in a6xx_hw_init()
[all …]
|
| D | a2xx_gpu.c | 13 static void a2xx_submit(struct msm_gpu *gpu, struct msm_gem_submit *submit) in a2xx_submit()
55 static bool a2xx_me_init(struct msm_gpu *gpu) in a2xx_me_init()
102 static int a2xx_hw_init(struct msm_gpu *gpu) in a2xx_hw_init()
248 static void a2xx_recover(struct msm_gpu *gpu) in a2xx_recover()
269 static void a2xx_destroy(struct msm_gpu *gpu) in a2xx_destroy()
281 static bool a2xx_idle(struct msm_gpu *gpu) in a2xx_idle()
299 static irqreturn_t a2xx_irq(struct msm_gpu *gpu) in a2xx_irq()
430 static void a2xx_dump(struct msm_gpu *gpu) in a2xx_dump()
437 static struct msm_gpu_state *a2xx_gpu_state_get(struct msm_gpu *gpu) in a2xx_gpu_state_get()
452 a2xx_create_address_space(struct msm_gpu *gpu, struct platform_device *pdev) in a2xx_create_address_space()
[all …]
|
| D | a3xx_gpu.c | 31 static void a3xx_submit(struct msm_gpu *gpu, struct msm_gem_submit *submit) in a3xx_submit()
86 static bool a3xx_me_init(struct msm_gpu *gpu) in a3xx_me_init()
113 static int a3xx_hw_init(struct msm_gpu *gpu) in a3xx_hw_init()
352 static void a3xx_recover(struct msm_gpu *gpu) in a3xx_recover()
373 static void a3xx_destroy(struct msm_gpu *gpu) in a3xx_destroy()
387 static bool a3xx_idle(struct msm_gpu *gpu) in a3xx_idle()
405 static irqreturn_t a3xx_irq(struct msm_gpu *gpu) in a3xx_irq()
460 static void a3xx_dump(struct msm_gpu *gpu) in a3xx_dump()
467 static struct msm_gpu_state *a3xx_gpu_state_get(struct msm_gpu *gpu) in a3xx_gpu_state_get()
481 static u32 a3xx_get_rptr(struct msm_gpu *gpu, struct msm_ringbuffer *ring) in a3xx_get_rptr()
[all …]
|
| D | a5xx_preempt.c | 25 static inline void set_preempt_state(struct a5xx_gpu *gpu, in set_preempt_state()
40 static inline void update_wptr(struct msm_gpu *gpu, struct msm_ringbuffer *ring) in update_wptr()
56 static struct msm_ringbuffer *get_next_ring(struct msm_gpu *gpu) in get_next_ring()
79 struct msm_gpu *gpu = &a5xx_gpu->base.base; in a5xx_preempt_timer() local
91 void a5xx_preempt_trigger(struct msm_gpu *gpu) in a5xx_preempt_trigger()
159 void a5xx_preempt_irq(struct msm_gpu *gpu) in a5xx_preempt_irq()
196 void a5xx_preempt_hw_init(struct msm_gpu *gpu) in a5xx_preempt_hw_init()
227 struct msm_gpu *gpu = &adreno_gpu->base; in preempt_init_ring() local
270 void a5xx_preempt_fini(struct msm_gpu *gpu) in a5xx_preempt_fini()
283 void a5xx_preempt_init(struct msm_gpu *gpu) in a5xx_preempt_init()
|
| D | adreno_gpu.h | 143 static inline bool adreno_is_a2xx(struct adreno_gpu *gpu) in adreno_is_a2xx()
148 static inline bool adreno_is_a20x(struct adreno_gpu *gpu) in adreno_is_a20x()
153 static inline bool adreno_is_a225(struct adreno_gpu *gpu) in adreno_is_a225()
158 static inline bool adreno_is_a305(struct adreno_gpu *gpu) in adreno_is_a305()
163 static inline bool adreno_is_a306(struct adreno_gpu *gpu) in adreno_is_a306()
169 static inline bool adreno_is_a320(struct adreno_gpu *gpu) in adreno_is_a320()
174 static inline bool adreno_is_a330(struct adreno_gpu *gpu) in adreno_is_a330()
179 static inline bool adreno_is_a330v2(struct adreno_gpu *gpu) in adreno_is_a330v2()
184 static inline int adreno_is_a405(struct adreno_gpu *gpu) in adreno_is_a405()
189 static inline int adreno_is_a420(struct adreno_gpu *gpu) in adreno_is_a420()
[all …]
|
| D | adreno_gpu.c | 24 static int zap_shader_load_mdt(struct msm_gpu *gpu, const char *fwname, in zap_shader_load_mdt()
170 int adreno_zap_shader_load(struct msm_gpu *gpu, u32 pasid) in adreno_zap_shader_load()
189 adreno_iommu_create_address_space(struct msm_gpu *gpu, in adreno_iommu_create_address_space()
220 int adreno_get_param(struct msm_gpu *gpu, uint32_t param, uint64_t *value) in adreno_get_param()
374 struct drm_gem_object *adreno_fw_create_bo(struct msm_gpu *gpu, in adreno_fw_create_bo()
393 int adreno_hw_init(struct msm_gpu *gpu) in adreno_hw_init()
425 struct msm_gpu *gpu = &adreno_gpu->base; in get_rptr() local
430 struct msm_ringbuffer *adreno_active_ring(struct msm_gpu *gpu) in adreno_active_ring()
435 void adreno_recover(struct msm_gpu *gpu) in adreno_recover()
453 void adreno_flush(struct msm_gpu *gpu, struct msm_ringbuffer *ring, u32 reg) in adreno_flush()
[all …]
|
| D | a5xx_debugfs.c | 14 static void pfp_print(struct msm_gpu *gpu, struct drm_printer *p) in pfp_print()
27 static void me_print(struct msm_gpu *gpu, struct drm_printer *p) in me_print()
40 static void meq_print(struct msm_gpu *gpu, struct drm_printer *p) in meq_print()
53 static void roq_print(struct msm_gpu *gpu, struct drm_printer *p) in roq_print()
97 struct msm_gpu *gpu = priv->gpu; in reset_set() local
144 void a5xx_debugfs_init(struct msm_gpu *gpu, struct drm_minor *minor) in a5xx_debugfs_init()
|
| D | a5xx_power.c | 103 static inline uint32_t _get_mvolts(struct msm_gpu *gpu, uint32_t freq) in _get_mvolts()
122 static void a530_lm_setup(struct msm_gpu *gpu) in a530_lm_setup()
175 static void a540_lm_setup(struct msm_gpu *gpu) in a540_lm_setup()
211 static void a5xx_pc_init(struct msm_gpu *gpu) in a5xx_pc_init()
220 static int a5xx_gpmu_init(struct msm_gpu *gpu) in a5xx_gpmu_init()
278 static void a5xx_lm_enable(struct msm_gpu *gpu) in a5xx_lm_enable()
295 int a5xx_power_init(struct msm_gpu *gpu) in a5xx_power_init()
324 void a5xx_gpmu_ucode_init(struct msm_gpu *gpu) in a5xx_gpmu_ucode_init()
|
| D | a6xx_gpu_state.c | 112 static int a6xx_crashdumper_init(struct msm_gpu *gpu, in a6xx_crashdumper_init()
125 static int a6xx_crashdumper_run(struct msm_gpu *gpu, in a6xx_crashdumper_run()
156 static int debugbus_read(struct msm_gpu *gpu, u32 block, u32 offset, in debugbus_read()
204 static int vbif_debugbus_read(struct msm_gpu *gpu, u32 ctrl0, u32 ctrl1, in vbif_debugbus_read()
228 static void a6xx_get_vbif_debugbus_block(struct msm_gpu *gpu, in a6xx_get_vbif_debugbus_block()
282 static void a6xx_get_debugbus_block(struct msm_gpu *gpu, in a6xx_get_debugbus_block()
318 static void a6xx_get_debugbus(struct msm_gpu *gpu, in a6xx_get_debugbus()
446 static void a6xx_get_dbgahb_cluster(struct msm_gpu *gpu, in a6xx_get_dbgahb_cluster()
492 static void a6xx_get_dbgahb_clusters(struct msm_gpu *gpu, in a6xx_get_dbgahb_clusters()
514 static void a6xx_get_cluster(struct msm_gpu *gpu, in a6xx_get_cluster()
[all …]
|
| D | adreno_device.c | 280 struct msm_gpu *gpu = NULL; in adreno_load_gpu() local
390 struct msm_gpu *gpu; in adreno_bind() local
426 struct msm_gpu *gpu = dev_to_gpu(dev); in adreno_unbind() local
491 struct msm_gpu *gpu = dev_to_gpu(dev); in adreno_resume() local
498 struct msm_gpu *gpu = dev_to_gpu(dev); in adreno_suspend() local
|
| D | a6xx_gmu.c | 21 struct msm_gpu *gpu = &adreno_gpu->base; in a6xx_gmu_fault() local
107 void a6xx_gmu_set_freq(struct msm_gpu *gpu, struct dev_pm_opp *opp) in a6xx_gmu_set_freq()
167 unsigned long a6xx_gmu_get_freq(struct msm_gpu *gpu) in a6xx_gmu_get_freq()
848 static void a6xx_gmu_set_initial_freq(struct msm_gpu *gpu, struct a6xx_gmu *gmu) in a6xx_gmu_set_initial_freq()
862 static void a6xx_gmu_set_initial_bw(struct msm_gpu *gpu, struct a6xx_gmu *gmu) in a6xx_gmu_set_initial_bw()
878 struct msm_gpu *gpu = &adreno_gpu->base; in a6xx_gmu_resume() local
977 struct msm_gpu *gpu = &adreno_gpu->base; in a6xx_bus_clear_pending_transactions() local
1062 struct msm_gpu *gpu = &a6xx_gpu->base.base; in a6xx_gmu_stop() local
1268 struct msm_gpu *gpu = &adreno_gpu->base; in a6xx_gmu_rpmh_votes_init() local
1318 struct msm_gpu *gpu = &adreno_gpu->base; in a6xx_gmu_pwrlevels_probe() local
|
| /linux-5.10/arch/arm/boot/dts/ |
| D | stm32mp157.dtsi | 11 gpu: gpu@59000000 { label
|