Home
last modified time | relevance | path

Searched defs:_offset (Results 1 – 25 of 97) sorted by relevance

1234

/linux/drivers/clk/bcm/
H A Dclk-kona.h91 #define POLICY(_offset, _bit) \ argument
151 #define HW_SW_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
163 #define HW_SW_GATE_AUTO(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
174 #define HW_ENABLE_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
185 #define SW_ONLY_GATE(_offset, _status_bit, _en_bit) \ argument
195 #define HW_ONLY_GATE(_offset, _status_bit) \ argument
211 #define HYST(_offset, _en_bit, _val_bit) \ argument
291 #define DIVIDER(_offset, _shift, _width) \ argument
301 #define FRAC_DIVIDER(_offset, _shift, _width, _frac_width) \ argument
342 #define SELECTOR(_offset, _shift, _width) \ argument
[all …]
/linux/drivers/net/ethernet/mellanox/mlxsw/
H A Ditem.h270 #define MLXSW_ITEM8(_type, _cname, _iname, _offset, _shift, _sizebits) \ argument
288 #define MLXSW_ITEM8_INDEXED(_type, _cname, _iname, _offset, _shift, _sizebits, \ argument
313 #define MLXSW_ITEM16(_type, _cname, _iname, _offset, _shift, _sizebits) \ argument
331 #define MLXSW_ITEM16_INDEXED(_type, _cname, _iname, _offset, _shift, _sizebits, \ argument
356 #define MLXSW_ITEM32(_type, _cname, _iname, _offset, _shift, _sizebits) \ argument
410 #define MLXSW_ITEM32_INDEXED(_type, _cname, _iname, _offset, _shift, _sizebits, \ argument
435 #define MLXSW_ITEM64(_type, _cname, _iname, _offset, _shift, _sizebits) \ argument
453 #define MLXSW_ITEM64_INDEXED(_type, _cname, _iname, _offset, _shift, \ argument
478 #define MLXSW_ITEM_BUF(_type, _cname, _iname, _offset, _sizebytes) \ argument
502 #define MLXSW_ITEM_BUF_INDEXED(_type, _cname, _iname, _offset, _sizebytes, \ argument
[all …]
H A Dcore_acl_flex_keys.h56 #define MLXSW_AFK_ELEMENT_INFO(_type, _element, _offset, _shift, _size) \ argument
68 #define MLXSW_AFK_ELEMENT_INFO_U32(_element, _offset, _shift, _size) \ argument
72 #define MLXSW_AFK_ELEMENT_INFO_BUF(_element, _offset, _size) \ argument
88 #define MLXSW_AFK_ELEMENT_INST(_type, _element, _offset, \ argument
103 #define MLXSW_AFK_ELEMENT_INST_U32(_element, _offset, _shift, _size) \ argument
107 #define MLXSW_AFK_ELEMENT_INST_EXT_U32(_element, _offset, \ argument
114 #define MLXSW_AFK_ELEMENT_INST_BUF(_element, _offset, _size) \ argument
/linux/drivers/clk/tegra/
H A Dclk-tegra-periph.c132 #define MUX(_name, _parents, _offset, \ argument
139 #define MUX_FLAGS(_name, _parents, _offset,\ argument
146 #define MUX8(_name, _parents, _offset, \ argument
153 #define MUX8_NOGATE_LOCK(_name, _parents, _offset, _clk_id, _lock) \ argument
159 #define MUX8_NOGATE(_name, _parents, _offset, _clk_id) \ argument
165 #define INT(_name, _parents, _offset, \ argument
172 #define INT_FLAGS(_name, _parents, _offset,\ argument
179 #define INT8(_name, _parents, _offset,\ argument
186 #define UART(_name, _parents, _offset,\ argument
193 #define UART8(_name, _parents, _offset,\ argument
[all …]
H A Dclk-tegra-audio.c52 #define AUDIO(_name, _offset) \ argument
71 #define AUDIO2X(_name, _num, _offset) \ argument
H A Dclk-tegra30.c158 #define TEGRA_INIT_DATA_MUX(_name, _parents, _offset, \ argument
164 #define TEGRA_INIT_DATA_MUX8(_name, _parents, _offset, \ argument
170 #define TEGRA_INIT_DATA_INT(_name, _parents, _offset, \ argument
177 #define TEGRA_INIT_DATA_NODIV(_name, _parents, _offset, \ argument
H A Dclk-tegra20.c135 #define TEGRA_INIT_DATA_MUX(_name, _parents, _offset, \ argument
142 #define TEGRA_INIT_DATA_DIV16(_name, _parents, _offset, \ argument
149 #define TEGRA_INIT_DATA_NODIV(_name, _parents, _offset, \ argument
/linux/crypto/krb5/
H A Dkrb5_api.c64 size_t data_size, size_t *_offset) in crypto_krb5_how_much_buffer()
98 size_t *_buffer_size, size_t *_offset) in crypto_krb5_how_much_data()
140 size_t *_offset, size_t *_len) in crypto_krb5_where_is_the_data()
368 size_t *_offset, size_t *_len) in crypto_krb5_decrypt()
436 size_t *_offset, size_t *_len) in crypto_krb5_verify_mic()
/linux/drivers/clk/
H A Dclk-loongson2.c59 #define CLK_DIV(_id, _name, _pname, _offset, _dshift, _dwidth) \ argument
70 #define CLK_PLL(_id, _name, _offset, _mshift, _mwidth, \ argument
84 #define CLK_SCALE(_id, _name, _pname, _offset, \ argument
96 #define CLK_SCALE_MODE(_id, _name, _pname, _offset, \ argument
109 #define CLK_GATE(_id, _name, _pname, _offset, _bidx) \ argument
119 #define CLK_GATE_FLAGS(_id, _name, _pname, _offset, _bidx, \ argument
H A Dclk-loongson1.c155 #define LS1X_CLK_PLL(_name, _offset, _fixed, _shift, \ argument
179 #define LS1X_CLK_DIV(_name, _pname, _offset, _shift, _width, \ argument
/linux/drivers/clk/mediatek/
H A Dclk-mt6795-apmixedsys.c76 #define _FH(_pllid, _fhid, _slope, _offset) { \ argument
99 #define FH(_pllid, _fhid, _offset) _FH(_pllid, _fhid, 0x6003c97, _offset) argument
100 #define FH_M(_pllid, _fhid, _offset) _FH(_pllid, _fhid, 0x6000140, _offset) argument
/linux/drivers/clk/renesas/
H A Drcar-gen4-cpg.h35 #define DEF_GEN4_SDH(_name, _id, _parent, _offset) \ argument
38 #define DEF_GEN4_SD(_name, _id, _parent, _offset) \ argument
61 #define DEF_GEN4_Z(_name, _id, _type, _parent, _div, _offset) \ argument
H A Drcar-gen3-cpg.h37 #define DEF_GEN3_SDH(_name, _id, _parent, _offset) \ argument
40 #define DEF_GEN3_SD(_name, _id, _parent, _offset) \ argument
60 #define DEF_GEN3_Z(_name, _id, _type, _parent, _div, _offset) \ argument
H A Drzv2h-cpg.h25 #define PLL_PACK(_offset, _has_clkn) \ argument
60 #define DDIV_PACK(_offset, _shift, _width, _monbit) \ argument
68 #define DDIV_PACK_NO_RMW(_offset, _shift, _width, _monbit) \ argument
90 #define SMUX_PACK(_offset, _shift, _width) \ argument
/linux/drivers/bcma/
H A Dsprom.c185 #define SPEX(_field, _offset, _mask, _shift) \ argument
188 #define SPEX32(_field, _offset, _mask, _shift) \ argument
192 #define SPEX_ARRAY8(_field, _offset, _mask, _shift) \ argument
/linux/drivers/clk/sunxi-ng/
H A Dccu_mult.h17 #define _SUNXI_CCU_MULT_OFFSET_MIN_MAX(_shift, _width, _offset, _min, _max) \ argument
29 #define _SUNXI_CCU_MULT_OFFSET(_shift, _width, _offset) \ argument
/linux/net/rxrpc/
H A Drxgk_common.h72 unsigned int *_offset, unsigned int *_len, in rxgk_decrypt_skb()
116 unsigned int *_offset, unsigned int *_len, in rxgk_verify_mic_skb()
/linux/drivers/clk/sprd/
H A Ddiv.h28 #define _SPRD_DIV_CLK(_offset, _shift, _width) \ argument
40 #define SPRD_DIV_CLK_HW_INIT_FN(_struct, _name, _parent, _reg, _offset, \ argument
/linux/drivers/ssb/
H A Dpci.c171 #define SPEX16(_outvar, _offset, _mask, _shift) \ argument
173 #define SPEX32(_outvar, _offset, _mask, _shift) \ argument
176 #define SPEX(_outvar, _offset, _mask, _shift) \ argument
179 #define SPEX_ARRAY8(_field, _offset, _mask, _shift) \ argument
/linux/drivers/clk/stm32/
H A Dclk-stm32mp13.c140 #define _CFG_GATE(_id, _offset, _bit_idx, _offset_clr)\ argument
147 #define CFG_GATE(_id, _offset, _bit_idx)\ argument
150 #define CFG_GATE_SETCLR(_id, _offset, _bit_idx)\ argument
290 #define CFG_DIV(_id, _offset, _shift, _width, _flags, _table, _ready)\ argument
352 #define _CFG_MUX(_id, _offset, _shift, _witdh, _ready, _flags)\ argument
361 #define CFG_MUX(_id, _offset, _shift, _witdh)\ argument
364 #define CFG_MUX_SAFE(_id, _offset, _shift, _witdh)\ argument
471 #define SECF(_sec_id, _offset, _bit_idx)[_sec_id] = {\ argument
/linux/drivers/clk/microchip/
H A Dclk-mpfs.c136 #define CLK_PLL(_id, _name, _parent, _shift, _width, _flags, _offset) { \ argument
175 #define CLK_PLL_OUT(_id, _name, _parent, _flags, _shift, _width, _offset) { \ argument
223 #define CLK_CFG(_id, _name, _parent, _shift, _width, _table, _flags, _offset) { \ argument
H A Dclk-mpfs-ccc.c101 #define CLK_CCC_PLL(_id, _parents, _shift, _width, _flags, _offset) { \ argument
124 #define CLK_CCC_OUT(_id, _shift, _width, _flags, _offset) { \ argument
/linux/drivers/pinctrl/sophgo/
H A Dpinctrl-sg2042.h40 #define SG2042_GENERAL_PIN(_id, _offset, _flag) \ argument
/linux/drivers/clk/st/
H A Dclkgen.h38 #define CLKGEN_FIELD(_offset, _mask, _shift) { \ argument
/linux/drivers/pinctrl/berlin/
H A Dberlin.h31 #define BERLIN_PINCTRL_GROUP(_name, _offset, _width, _lsb, ...) \ argument

1234