Home
last modified time | relevance | path

Searched defs:XCHAL_INT5_LEVEL (Results 1 – 11 of 11) sorted by relevance

/qemu/target/xtensa/core-fsf/
H A Dcore-isa.h215 #define XCHAL_INT5_LEVEL 1 macro
/qemu/target/xtensa/
H A Doverlay_tool.h592 #define XCHAL_INT5_LEVEL 0 macro
/qemu/target/xtensa/core-dc232b/
H A Dcore-isa.h219 #define XCHAL_INT5_LEVEL 1 macro
/qemu/target/xtensa/core-dsp3400/
H A Dcore-isa.h286 #define XCHAL_INT5_LEVEL 3 macro
/qemu/target/xtensa/core-lx106/
H A Dcore-isa.h299 #define XCHAL_INT5_LEVEL 1 macro
/qemu/target/xtensa/core-test_mmuhifi_c3/
H A Dcore-isa.h292 #define XCHAL_INT5_LEVEL 1 macro
/qemu/target/xtensa/core-dc233c/
H A Dcore-isa.h267 #define XCHAL_INT5_LEVEL 1 macro
/qemu/target/xtensa/core-test_kc705_be/
H A Dcore-isa.h334 #define XCHAL_INT5_LEVEL 1 macro
/qemu/target/xtensa/core-de212/
H A Dcore-isa.h364 #define XCHAL_INT5_LEVEL 1 macro
/qemu/target/xtensa/core-sample_controller/
H A Dcore-isa.h385 #define XCHAL_INT5_LEVEL 1 macro
/qemu/target/xtensa/core-de233_fpu/
H A Dcore-isa.h448 #define XCHAL_INT5_LEVEL 1 macro