| /src/contrib/llvm-project/llvm/include/llvm/ADT/ ! |
| H A D | Bitfields.h | 113 static constexpr Unsigned SignExtend = Unsigned(Smin << 1U); // 11000000 member
|
| /src/contrib/llvm-project/lldb/include/lldb/DataFormatters/ ! |
| H A D | FormattersHelpers.h | 148 InferiorSizedWord SignExtend() const { in SignExtend() function
|
| /src/contrib/llvm-project/compiler-rt/lib/sanitizer_common/ ! |
| H A D | sanitizer_ring_buffer.h | 96 static uptr SignExtend(uptr x) { return ((sptr)x) << kSizeBits >> kSizeBits; } in SignExtend() function
|
| /src/contrib/llvm-project/lldb/source/Utility/ ! |
| H A D | RegisterValue.cpp | 435 bool RegisterValue::SignExtend(uint32_t sign_bitpos) { in SignExtend() function in RegisterValue
|
| H A D | Scalar.cpp | 746 bool Scalar::SignExtend(uint32_t sign_bit_pos) { in SignExtend() function in Scalar
|
| /src/contrib/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/ ! |
| H A D | AArch64InstPrinter.cpp | 870 unsigned SignExtend = MI->getOperand(3).getImm(); // encoded in "option<2>". in printRangePrefetchAlias() local
1303 void AArch64InstPrinter::printMemExtendImpl(bool SignExtend, bool DoShift, in printMemExtendImpl()
1322 bool SignExtend = MI->getOperand(OpNum).getImm(); in printMemExtend() local
|
| H A D | AArch64MCCodeEmitter.cpp | 385 unsigned SignExtend = MI.getOperand(OpIdx).getImm(); in getMemExtendOpValue() local
|
| /src/contrib/llvm-project/llvm/lib/Target/AArch64/ ! |
| H A D | AArch64ISelDAGToDAG.cpp | 151 SDValue &SignExtend, SDValue &DoShift) { in SelectAddrModeWRO()
157 SDValue &SignExtend, SDValue &DoShift) { in SelectAddrModeXRO()
1203 SDValue &SignExtend) { in SelectExtendedSHL()
1235 SDValue &SignExtend, in SelectAddrModeWRO()
1324 SDValue &SignExtend, in SelectAddrModeXRO()
|
| /src/contrib/llvm-project/llvm/lib/Transforms/Utils/ ! |
| H A D | SimplifyIndVar.cpp | 1353 bool SignExtend = getExtendKind(NarrowDef) == ExtendKind::Sign; in cloneArithmeticIVUser() local
|
| /src/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/ ! |
| H A D | AArch64InstructionSelector.cpp | 7140 unsigned SignExtend = 0; in selectExtendedSHL() local
7381 unsigned SignExtend = Ext == AArch64_AM::SXTW; in selectAddrModeWRO() local
|
| /src/contrib/llvm-project/llvm/lib/Target/RISCV/AsmParser/ ! |
| H A D | RISCVAsmParser.cpp | 3307 void RISCVAsmParser::emitPseudoExtend(MCInst &Inst, bool SignExtend, in emitPseudoExtend()
|
| /src/contrib/llvm-project/llvm/lib/Target/RISCV/ ! |
| H A D | RISCVISelDAGToDAG.cpp | 1542 bool SignExtend = Load->getExtensionType() == ISD::SEXTLOAD; in Select() local
|
| /src/contrib/llvm-project/llvm/lib/Target/SystemZ/ ! |
| H A D | SystemZISelLowering.cpp | 2139 bool SignExtend = shouldSignExtendTypeInLibCall(RetVT, IsSigned); in makeExternalCall() local
|
| /src/contrib/llvm-project/llvm/lib/IR/ ! |
| H A D | Core.cpp | 1536 LLVMBool SignExtend) { in LLVMConstInt()
|
| /src/contrib/llvm-project/llvm/lib/Target/PowerPC/ ! |
| H A D | PPCISelLowering.cpp | 18498 bool SignExtend = TLI.shouldSignExtendTypeInLibCall(RetVT, false); in lowerToLibCall() local
|