Lines Matching full:31
12 #define MT_RXD0_PKT_TYPE GENMASK(31, 29)
34 #define MT_RXD1_NORMAL_BSSID GENMASK(31, 26)
50 #define MT_RXD2_NORMAL_NON_AMPDU BIT(31)
70 #define MT_RXD3_NORMAL_PF_STS GENMASK(31, 30)
81 #define MT_RXV1_ACID_DET_H BIT(31)
97 #define MT_RXV2_SEL_ANT BIT(31)
103 #define MT_RXV3_WB_RSSI GENMASK(31, 24)
106 #define MT_RXV4_RCPI3 GENMASK(31, 24)
113 #define MT_RXV6_NF3 GENMASK(31, 24)
164 #define MT_TXD0_P_IDX BIT(31)
171 #define MT_TXD1_OWN_MAC GENMASK(31, 26)
183 #define MT_TXD2_FIX_RATE BIT(31)
200 #define MT_TXD3_SN_VALID BIT(31)
208 #define MT_TXD4_PN_LOW GENMASK(31, 0)
210 #define MT_TXD5_PN_HIGH GENMASK(31, 16)
218 #define MT_TXD6_FIXED_RATE BIT(31)
295 #define MT_TXS0_PID GENMASK(31, 24)
312 #define MT_TXS1_ANT_ID GENMASK(31, 20)
322 #define MT_TXS2_WCID GENMASK(31, 24)
326 #define MT_TXS3_LAST_TX_RATE GENMASK(31, 29)
332 #define MT_TXS4_F0_TIMESTAMP GENMASK(31, 0)
341 #define MT_TXS6_F1_RCPI_3 GENMASK(31, 24)